捷多邦,专业PCB打样**TLV240小时TL划2402**, TLV2404

FAMILY OF 900-nA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH REVERSE BATTERY PROTECTION


SLOS244 – FEBRUARY 2000


- Micro-Power Operation . . . < 1 μA/Channel
- Input Common-Mode Range Exceeds the Rails . . . −0.1 V to V_{CC} + 5 V
- Rail-to-Rail Input/Output
- Gain Bandwidth Product . . . 5.5 kHz
- Supply Voltage Range . . . 2.5 V to 16 V
- Specified Temperature Range
 - $-T_A = 0^{\circ}C$ to $70^{\circ}C$. . . Commercial Grade
 - T_A = -40°C to 125°C ... Industrial Grade
- Ultra-Small Packaging
 - 5-Pin SOT-23 (TLV2401)
 - 8-Pin MSOP (TLV2402)
- Universal OpAmp EVM


description

The TLV240x family of single-supply operational amplifiers has the lowest supply current available today at only 900 nA per channel. Added to this is reverse battery protection making the device even more ideal for battery powered systems. And for harsh environments, the inputs can be taken 5 V above the positive supply rail without damage to the device.

The low supply current is coupled with extremely low input bias currents enabling them to be used with mega- Ω resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 390 μ V, CMRR of 120 dB and minimum open loop gain of 130 V/mV at 2.7 V.







The maximum recommended supply voltage is as high as 16 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V and 15 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micro-power microcontrollers available today including TI's MSP430.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in TSSOP.

FAMILY PACKAGE TABLE

DEVICE	NO. OF Ch	PACKAGE TYPES					UNIVERSAL
DEVICE	NO. OF CII	PDIP	SOIC	SOT-23	TSSOP	MSOP	EVM
TLV2401 [†]	1	8	8	5	_	_	Refer to the EVM
TLV2402 [†]	2	8	8	_	_	8	Selection Guide
TLV2404	4	14	14		14	_	(Lit# SLOU060)

[†] This device is in the Product Preview stage of development. Contact your local TI slaes office for more information

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SLOS244 – FEBRUARY 2000

TLV2401 AVAILABLE OPTIONS

		PACKAGED DEVICES				
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	SOT-23 [†]) (DBV)	PLASTIC DIP (P)		
0°C to 70°C	1500 μV	TLV2401CD	TLV2401CDBV	TLV2401CP		
-40°C to 125°C	1300 μν	TLV2401ID	TLV2401IDBV	TLV2401IP		

[†]This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2401CDR).

TLV2402 AVAILABLE OPTIONS

TLV2402 AVAILABLE OPTIONS									
		PA	PACKAGED DEVICES						
TA	V _{IO} max AT 25°C	SMALL OUTLINET MSOP PLASTIC DI (DGK) (P)							
0°C to 70°C	1500 μV	TLV2402CD	TLV2402CDGK	TLV2402CP					
-40°C to 125°C	1500 μν	TLV2402ID TLV2402IDGK TLV240							

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2402CDR).

TLV2404 AVAILABLE OPTIONS


	.,	PA	CKAGED DEVICES	
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)
0°C to 70°C	1500\/	TLV2404CD	TLV2404CN	TLV2404CPW
-40°C to 125°C	1500 μV	TLV2404ID	TLV2404IN	TLV2404IPW


[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2404CDR).




SLOS244 - FEBRUARY 2000


TLV240x PACKAGE PINOUTS







TLV2404 D, N, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

SLOS244 - FEBRUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	17 V
Differential input voltage, V _{ID}	±20 V
Input current, I _I (any input)	±10 mA
Output current, IO	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : C suffix	0°C to 70°C
I suffix	–40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND

DISSIPATION RATING TABLE

PACKAGE	(∘C/M) ⊝JC	[⊝] JA (°C/W)	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING
D (8)	38.3	176	710 mW
D (14)	26.9	122.6	1022 mW
DBV (5)	55	324.1	385 mW
DGK (8)	54.23	259.96	481 mW
N (14)	32	78	1600 mW
P (8)	41	104	1200 mW
PW (14)	29.3	173.6	720 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage Ve e	Single supply	2.5	16	V
Supply voltage, VCC	Split supply	±1.25	±8	V
Common-mode input voltage range, V _{ICR}	-0.1	V _{CC} +5	V	
Operating free air temperature T.	C-suffix	0	70	°C
Operating free-air temperature, T _A	I-suffix	-40	125	-0

SLOS244 – FEBRUARY 200

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CONDITIO	NS	T _A †	MIN	TYP	MAX	UNIT
V. 0	Input offset voltage	Vo = Vcc/2 V.	TLV240x	25°C		390	1200	\/
VIO	input onset voltage	$V_O = V_{CC}/2 V$, $V_{IC} = V_{CC}/2 V$,	TLV240X	Full range			1500	μV
ανιο	Offset voltage draft	$R_S = 50 \Omega$		25°C		3		μV/°C
CMRR	Common-mode rejection ratio	$V_{IC} = 0$ to V_{CC} , $R_S =$	$R_S = 50 \Omega$	25°C	70	120		dB
CIVIKK	Common-mode rejection ratio		NS = 30 22	Full range	65			uБ
			V _{CC} = 2.7 V	25°C	130	400		
				Full range	30			
۸	Large-signal differential voltage	$V_{O(pp)} = 4 V$	V 5 V	25°C	300	1000		V/mV
AVD	amplification	$R_L = 500 \text{ k}\Omega$	V _{CC} = 5 V	Full range	100			V/IIIV
			V _{CC} = 15 V	25°C	1000	1800		
				Full range	120			

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.

input characteristics

	PARAMETER	TEST CONDITIO	NS	T _A †	MIN	TYP	MAX	UNIT
	Common-mode input voltage range		V _{CC} = 2.7 V	25°C or Full range	-0.1 to 7.7			V
VICR Com		Measured over CMRR range, $R_S = 50 \Omega$	V _{CC} = 5 V	25°C or Full range	-0.1 to 10			V
			V _{CC} = 15 V	25°C or Full range	-0.1 to 20			V
				25°C		25	250	
lιο	Input offset current		TLV240xC	Full range			300	pА
		$V_O = V_{CC}/2 V$, $V_{IC} = V_{CC}/2 V$, $R_S = 50 \Omega$	TLV240xI	ruii range			400	
		V C = VCC/2 V, $R_S = 50 \Omega$		25°C		100	300	
I _{IB}			TLV240xC	Full rongs			350	рА
			TLV240xI	Full range			900	
r _{i(d)}	Differential input resistance			25°C		300		MΩ
C _{i(c)}	Common-mode input capacitance	f = 100 kHz		25°C		3		pF

[†] Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

SLOS244 - FEBRUARY 2000

electrical characteristics at recommended operating conditions, $V_{CC} = 2.7, 5 \text{ V}$, and 15 V (unless otherwise noted) (continued)

output characteristics

	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	UNIT
			V _{CC} = 2.7 V	25°C	2.65	2.68		
			VCC = 2.7 V	Full range	2.63			
		$V_{IC} = V_{CC}/2$, $I_{OH} = -2 \mu A$	V _{CC} = 5 V	25°C	4.95	4.98		
		$I_{OH} = -2 \mu A$	ACC = 2 A	Full range	4.93			
			V _{CC} = 15 V	25°C	14.95	14.98		
Va	High-level output voltage		ACC = 12 A	Full range	14.93			V
VOH	Tilgh-level output voltage		V 27V	25°C	2.62	2.65		
		$V_{IC} = V_{CC}/2,$ $I_{OH} = -50 \mu A$	$V_{CC} = 2.7 \text{ V}$	Full range	2.6			
			V _{CC} = 5 V	25°C	4.92	4.95		
			ΙΟΗ = -50 μΑ	Full range	4.9			
			V _{CC} = 15 V	25°C	14.92	14.95		
			ACC = 12 A	Full range	14.9			
		V:0 - V00/2 Io	2 ^	25°C		90	150	
V	Low-level output voltage	$V_{IC} = V_{CC}/2$, Ic)[= 2 μΑ	Full range			180	m\/
VOL	Low-level output voltage	V:= - V==/2	FO !! A	25°C		180	230	mV
		$V_{IC} = V_{CC}/2$, $I_{OL} = 50 \mu A$		Full range			260	
IO	Output current	$V_O = 0.5 \text{ V from}$	rail	25°C		±200		μΑ
Z _O	Closed-loop output impedance	f = 100 Hz,	A _V = 10	25°C		1200		Ω

Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

power supply

PARAMETER		TEST CONDITIONS		T _A †	MIN	TYP	MAX	UNIT
			V _{CC} = 2.7 V or 5 V	25°C		880	950	
ICC Supply current (per channel)	V = - V = = /2	VCC = 2.7 V 01 3 V	Full range			1290	A	
CC	ICC Supply current (per channel)	$V_O = V_{CC/2}$		25°C		900	990	nA
			V _{CC} = 15 V	Full range			1350	
		$V_{CC} = 2.7 \text{ to 5 V},$	No load,	25°C	100	120		
PSRR	Power supply rejection ratio	$V_{CC} = 2.7 \text{ to 5 V},$ $V_{IC} = V_{CC}/2 \text{ V}$		Full range	100			dB
L _{2KK} (ΔΛCC/7ΛIO)	$(\nabla A CC / \nabla A^{O})$	$V_{CC} = 5 \text{ to } 15 \text{ V},$ $V_{IC} = V_{CC}/2 \text{ V}$	No load,	25°C	100	120		UB
		$V_{IC} = V_{CC}/2 V$		Full range	100			

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.

dynamic performance

	PARAMETER	TEST CONDITION	S	T _A †	MIN TYP MAX	UNIT
UGBW	Unity gain bandwidth	$R_L = 500 \text{ k}\Omega$	C _L = 100 pF	25°C	5.5	kHz
SR	Slew rate at unity gain	$V_{O(pp)} = 0.8 \text{ V}, \qquad R_{L} = 500 \text{ k}\Omega,$	C _L = 100 pF	25°C	2.5	V/ms
φМ	Phase margin	$R_{1} = 500 \text{ k}\Omega, \qquad C_{1} = 100 \text{ pF}$		25°C	60	
	Gain margin	N _L = 300 κ22,		25 0	15	dB
	Settling time	$V_{CC} = 2.7 \text{ or } 5 \text{ V},$ $V(\text{STEP})PP = 1 \text{ V}, C_L = 100 \text{ pF},$ $A_V = -1, R_L = 100 \text{ k}\Omega$	0.1%	25°C	1.84	ms
t _S		V _{CC} = 15 V,	0.1%	25 C	6.1	1115
		$ \begin{array}{llllllllllllllllllllllllllllllllllll$	0.01%		32	

[†] Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.



SLOS244 – FEBRUARY 200

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

noise/distortion performance

	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNIT	
Vn	Equivalent input noise voltage	f = 10 Hz	25°C		800		nV/√Hz	
		f = 100 Hz			500			
In	Equivalent input noise current	f = 100 Hz			8		fA/√Hz	

[†] Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.


TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
VIO	Input Offset Voltage	vs Common-mode input voltage	1, 2, 3
1	Innut Dice Current	vs Free-air temperature	4, 6, 8
IB	Input Bias Current	vs Common-mode input voltage	5, 7, 9
l. a	lanut Offact Current	vs Free-air temperature	4, 6, 8
IIO	Input Offset Current	vs Common-mode input voltage	5, 7, 9
CMRR	Common-mode rejection ratio	vs Frequency	10
Vон	High-level output voltage	vs High-level output current	11, 13, 15
VOL	Low-level output voltage	vs Low-level output current	12, 14, 16
V _{O(PP)}	Output voltage peak-to-peak	vs Frequency	17
Z ₀	Output impedance	vs Frequency	18
Icc	Supply current	vs Supply voltage	19
PSRR	Power supply rejection ratio	vs Frequency	20
AVD	Differential voltage gain	vs Frequency	21
	Phase	vs Frequency	21
	Gain-bandwidth product	vs Supply voltage	22
SR	Slew rate	vs Free-air temperature	23
φm	Phase margin	vs Load capacitance	24
	Gain margin	vs Load capacitance	25
	Large-signal voltage follower		26, 27, 28
	Small-signal voltage follower		29
	Large-signal inverted pulse response		30, 31, 32
	Small-signal inverted pulse response		33
	Crosstalk	vs Frequency	34

SLOS244 - FEBRUARY 2000

TYPICAL CHARACTERISTICS INPUT OFFSET VOLTAGE









INPUT OFFSET VOLTAGE

INPUT BIAS / OFFSET CURRENT
vs
FREE-AIR TEMPERATURE



INPUT BIAS / OFFSET CURRENT
vs
COMMON MODE INPUT
VOLTAGE



INPUT BIAS / OFFSET CURRENT vs






Figure 4
INPUT BIAS / OFFSET CURRENT


vs COMMON-MODE INPUT VOLTAGE







INPUT BIAS / OFFSET CURRENT
vs
COMMON-MODE INPUT
VOLTAGE




V_{ICR} – Common-Mode Input Voltage –V **Figure 9**



SLOS244 – FEBRUARY 2000


TYPICAL CHARACTERISTICS






SLOS244 – FEBRUARY 2000


TYPICAL CHARACTERISTICS




DIFFERENTIAL VOLTAGE GAIN AND PHASE




SLEW RATE vs FREE-AIR TEMPERATURE




POWER SUPPLY REJECTION RATIO




GAIN BANDWIDTH PRODUCT vs







PHASE MARGIN


vs CAPACITIVE LOAD





TYPICAL CHARACTERISTICS













SMALL SIGNAL FOLLOWER PULSE RESPONSE













SLOS244 - FEBRUARY 2000

TYPICAL CHARACTERISTICS









APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 35. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 36).




Figure 36. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.



SLOS244 - FEBRUARY 2000

APPLICATION INFORMATION

general configurations (continued)




Figure 37. 2-Pole Low-Pass Sallen-Key Filter

circuit layout considerations

To achieve the levels of high performance of the TLV240x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



SLOS244 - FEBRUARY 2000

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 38 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P_D = Maximum power dissipation of THS240x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 38. Maximum Power Dissipation vs Free-Air Temperature

SLOS244 - FEBRUARY 2000

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 8, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 2) and subcircuit in Figure 39 are generated using the TLV240x typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 39. Boyle Macromodels and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.




SLOS244 - FEBRUARY 2000

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).




SLOS244 – FEBRUARY 2000

MECHANICAL INFORMATION

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions include mold flash or protrusion.

SLOS244 – FEBRUARY 2000

MECHANICAL INFORMATION

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187


SLOS244 – FEBRUARY 2000

MECHANICAL INFORMATION

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)




SLOS244 - FEBRUARY 2000

MECHANICAL INFORMATION

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001


SLOS244 - FEBRUARY 2000

MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated