# 捷多邦,专业PCB打样工厂,24小**T社の5510,TLC5510A** 8-BIT HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS

SLAS095K - SEPTEMBER 1994 - REVISED MAY 1999

#### features

- **Analog Input Range** - TLC5510 . . . 2 V Full Scale - TLC5510A . . . 4 V Full Scale
- 8-Bit Resolution
- **Integral Linearity Error** ±0.75 LSB Max (25°C) ±1 LSB Max (-20°C to 75°C)
- **Differential Linearity Error** ±0.5 LSB Max (25°C) ±0.75 LSB Max (-20°C to 75°C)
- **Maximum Conversion Rate** 20 Mega-Samples per Second (MSPS) Max

### description

The TLC5510 and TLC5510A are CMOS, 8-bit, 20 MSPS analog-to-digital converters (ADCs) that utilize a semiflash architecture. The TLC5510 and TLC5510A operate with a single 5-V supply and typically consume only 130 mW of power. Included is an internal sample-and-hold circuit, parallel outputs with high-impedance mode, and internal reference resistors.

The semiflash architecture reduces power consumption and die size compared to flash converters. By implementing the conversion in a 2-step process, the number of comparators is significantly reduced. The latency of the data output valid is 2.5 clocks.

The TLC5510 uses the three internal reference resistors to create a standard, 2-V, full-scale

RODUCTION DATA information is current as of publication date. roducts conform to specifications per the terms of Texas Instruments landard warranty. Production processing does not necessarily include ssting of all parameters. 5-V Single-Supply Operation

**Low Power Consumption** TLC5510 . . . 127.5 mW Typ TLC5510A . . . 150 mW Typ (includes reference resistor dissipation)

TLC5510 is Interchangeable With Sony CXD1175

## applications

- **Digital TV**
- **Medical Imaging**
- **Video Conferencing**
- **High-Speed Data Conversion**
- **QAM Demodulators**

#### PW OR NS PACKAGET (TOP VIEW)

OE [	1	24	] DGND
DGND [	2	23	] REFB
D1(LSB) [	3	22	] REFBS
D2 [	4	21	] AGND
D3 [	5	20	] AGND
D1(LSB) [	3	22	REFBS
D2 [		21	AGND
D4 [ D5 [ D6 [ D7 [ D8(MSB) [ VDDD [ CLK [	6 7 8 9 10 11 12	19 18 17 16 15 14 13	ANALOG IN  VDDA  REFT  REFTS  VDDA  VDDA  VDDA  VDDA

† Available in tape and reel only and ordered as the shown in the Available Options table

conversion range using V<sub>DDA</sub>. Only external jumpers are required to implement this option and eliminates the need for external reference resistors. The TLC5510A uses only the center internal resistor section with an externally applied 4-V reference such that a 4-V input signal can be used. Differential linearity is 0.5 LSB at 25°C and a maximum of 0.75 LSB over the full operating temperature range. Typical dynamic specifications include a differential gain of 1% and differential phase of 0.7 degrees.

The TLC5510 and TLC5510A are characterized for operation from -20°C to 75°C.

#### **AVAILABLE OPTIONS**


- FB -	L C C C P	MAXIMUM FULL-SCALE	
TA TSSOP (PW)		SOP (NS) (TAPE AND REEL ONLY)	INPUT VOLTAGE
-20°C to 75°C	TLC5510IPW	TLC5510INSLE	2 V
-20 C to 75 C	-	TLC5510AINSLE	4 V

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of




SLAS095K - SEPTEMBER 1994 - REVISED MAY 1999

## functional block diagram



# schematics of inputs and outputs





SLAS095K - SEPTEMBER 1994 - REVISED MAY 1999

#### **Terminal Functions**

TERM	TERMINAL I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	20, 21		Analog ground
ANALOG IN	19	I	Analog input
CLK	12	I	Clock input
DGND	2, 24		Digital ground
D1-D8	3-10	0	Digital data out. D1 = LSB, D8 = MSB
ŌĒ	1	I	Output enable. When $\overline{OE}$ = low, data is enabled. When $\overline{OE}$ = high, D1 – D8 is in high-impedance state.
$V_{DDA}$	14, 15, 18		Analog supply voltage
$V_{DDD}$	11, 13		Digital supply voltage
REFB	23	I	Reference voltage in bottom
REFBS	22		Reference voltage in bottom. When using the TLC5510 internal voltage divider to generate a nominal 2-V reference, REFBS is shorted to REFB (see Figure 3). When using the TLC5510A, REFBS is connected to ground.
REFT	17	Ī	Reference voltage in top
REFTS	16		Reference voltage in top. When using the TLC5510 internal voltage divider to generate a nominal 2-V reference, REFTS is shorted to REFT (see Figure 3). When using the TLC5510A, REFTS is connected to VDDA.

# absolute maximum ratings†

Supply voltage, V <sub>DDA</sub> , V <sub>DDD</sub>	7 V
Reference voltage input range, V <sub>REFT</sub> , V <sub>REFB</sub>	AGND to V <sub>DDA</sub>
Analog input voltage range, V <sub>I(ANLG)</sub>	
Digital input voltage range, V <sub>I(DGTI)</sub>	DGND to V <sub>DDD</sub>
Digital output voltage range, $V_{O(DGTL)}$	DGND to V <sub>DDD</sub>
Operating free-air temperature range, T <sub>A</sub>	. −20°C to 75°C
Storage temperature range, T <sub>stq</sub>	−55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
	V <sub>DDA</sub> -AGND		4.75	5	5.25	V
Supply voltage	V <sub>DDD</sub> -AGND		4.75	5	5.25	V
	AGND-DGND		-100	0	100	mV
Reference input voltage (top), V <sub>ref(T)</sub> ‡	TLC5510A	V	REFB+2		4	V
Reference input voltage (bottom), V <sub>ref(B)</sub> ‡	TLC5510A		0		V <sub>REFT</sub> -4	V
Analog input voltage range, VI(ANLG)			VREFB		VREFT	V
High-level input voltage, V <sub>IH</sub>			4			V
Low-level input voltage, V <sub>IL</sub>					1	V
Pulse duration, clock high, t <sub>W(H)</sub> (see Figure 1)			25			ns
Pulse duration, clock low, t <sub>W(L)</sub> (see Figure 1)			25			ns

<sup>&</sup>lt;sup>‡</sup> The reference voltage levels for the TLC5510 are derived through an internal resistor divider between V<sub>DDA</sub> and ground and therefore are not derived from a separate external voltage source (see the electrical characteristics and text). For the 4 V input range of the TLC5510A, the reference voltage is externally applied across the center divider resistor.



SLAS095K - SEPTEMBER 1994 - REVISED MAY 1999

# electrical characteristics at $V_{DD}$ = 5 V, $V_{REFT}$ = 2.5 V, $V_{REFB}$ = 0.5 V, $f_{(CLK)}$ = 20 MHz, $T_A$ = 25°C (unless otherwise noted)

# digital I/O

PARAMETER		TEST CONDITIONS†			MIN	TYP	MAX	UNIT
ΊΗ	High-level input current	$V_{DD} = MAX$ ,	$V_{IH} = V_{DD}$				5	μА
I <sub>IL</sub>	Low-level input current	$V_{DD} = MAX$ ,	$V_{IL} = 0$				5	μΑ
IOH	High-level output current	OE = GND,	$V_{DD} = MIN,$	$V_{OH} = V_{DD} - 0.5 V$	-1.5			mA
lOL	Low-level output current	OE = GND,	$V_{DD} = MIN,$	$V_{OL} = 0.4 V$	2.5			IIIA
lozh	High-level high-impedance-state output leakage current	$\overline{\text{OE}} = V_{DD}$ ,	$V_{DD} = MAX$	$V_{OH} = V_{DD}$			16	
lozL	Low-level high-impedance-state output leakage current	$\overline{OE} = V_{DD}$ ,	V <sub>DD</sub> = MIN	V <sub>OL</sub> = 0			16	μΑ

<sup>†</sup> Conditions marked MIN or MAX are as stated in recommended operating conditions.

#### power

	PARAMETER	TES.	MIN	TYP	MAX	UNIT	
I <sub>DD</sub>	Supply current	f <sub>(CLK)</sub> = 20 MHz, National Television System Committee (NTSC) ramp wave input, reference resistor dissipation is separate			18	27	mA
	Peteronee voltage ourrent	TLC5510	V <sub>ref</sub> = REFT – REFB = 2 V	5.2	7.5	10.5	mA
<sup>I</sup> ref	Reference voltage current	TLC5510A	V <sub>ref</sub> = REFT – REFB = 4 V	10.4	15	21	mA

<sup>†</sup> Conditions marked MIN or MAX are as stated in recommended operating conditions.

# static performance

	PARAMETER		TEST CO	NDITIONS†	MIN	TYP	MAX	UNIT
	Self-bias (1), at REFB		Short REFB to REFBS,	Short REFT to REFTS	0.57	0.61	0.65	
	Self-bias (2), REFT – REFB		SHOIL KEFB to KEFBS,	SHOIL REFT to REFTS	1.9	2.02	2.15	V
	Self-bias (3), at REFT		Short REFB to AGND,	Short REFT to REFTS	2.18	2.29	2.4	
R <sub>ref</sub>	Reference voltage resistor		Between REFT and REF	В	190	270	350	Ω
Ci	Analog input capacitance		$V_{I(ANLG)} = 1.5 V + 0.07$	$V_{rms}$		16		pF
		TLC5510	f(CLK) = 20 MHz, V <sub>I</sub> = 0.5 V to 2.5 V	T <sub>A</sub> = 25°C		±0.4	±0.75	
	Integral nonlinearity (INL)	1105510	$V_1 = 0.5 \text{ V to } 2.5 \text{ V}$	$T_A = -20^{\circ}C$ to $75^{\circ}C$			±1	
	integral nonlinearity (INL)	TLC5510A	f <sub>(CLK)</sub> = 20 MHz, V <sub>I</sub> = 0 to 4 V	T <sub>A</sub> = 25°C		±0.4	±0.75	
		TECSSTOA	$V_I = 0'$ to 4 V	$T_A = -20^{\circ}C$ to $75^{\circ}C$			±1	LSB
		TLC5510	TLC5510  f(CLK) = 20 MHz,	T <sub>A</sub> = 25°C		±0.3	±0.5	LOD
	Differential nonlinearity (DNL)	1203310	V <sub>I</sub> = 0.5 V to 2.5 V	$T_A = -20^{\circ}C$ to $75^{\circ}C$			±0.75	
	Dillerential Horilineanty (DIVL)	TLC5510A	f <sub>(CLK)</sub> = 20 MHz, V <sub>I</sub> = 0 to 4 V	T <sub>A</sub> = 25°C		±0.3	±0.5	
		TLC55TUA	$V_1 = 0$ to 4 V	$T_A = -20^{\circ}C$ to $75^{\circ}C$			±0.75	
E-0	Zero-scale error	TLC5510	V <sub>ref</sub> = REFT – REFB = 2	. V	-18	-43	-68	mV
Ezs	Zeio-scale error	TLC5510A	V <sub>ref</sub> = REFT – REFB = 4 V		-36	-86	-136	mV
EFS	Full-scale error	TLC5510	V <sub>ref</sub> = REFT – REFB = 2	V	-20	0	20	mV
5	i dii sodio cirol	TLC5510A	V <sub>ref</sub> = REFT – REFB = 4	V	-40	0	40	mV

<sup>&</sup>lt;sup>†</sup> Conditions marked MIN or MAX are as stated in recommended operating conditions.



# operating characteristics at $V_{DD}$ = 5 V, $V_{REFT}$ = 2.5 V, $V_{REFB}$ = 0.5 V, $f_{(CLK)}$ = 20 MHz, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
f	f <sub>copy</sub> Maximum conversion rate		f <sub>I</sub> = 1-kHz ramp	$V_{I(ANLG)} = 0.5 V - 2.5 V$			20	MSPS
tconv	Maximum conversion rate	TLC5510A	= 1-κπ2 ταπρ	$V_{I(ANLG)} = 0 V - 4 V$			20	MSPS
BW	Analog input bandwidth		At – 1 dB			14		MHz
t <sub>d(D)</sub>	Digital output delay time		C <sub>L</sub> ≤ 10 pF (see Note	1 and Figure 1)		18	30	ns
	Differential gain		NTSC 40 Institute of F	Radio Engineers (IRE)		1%		
	Differential phase		modulation wave,	f <sub>conv</sub> = 14.3 MSPS		0.7		degrees
t <sub>A</sub> J	Aperture jitter time					30		ps
t <sub>d(s)</sub>	Sampling delay time					4		ns
t <sub>en</sub>	en Enable time, OE↓ to valid data		C <sub>L</sub> = 10 pF			5		ns
<sup>t</sup> dis	Disable time, OE↑ to high in	npedance	C <sub>L</sub> = 10 pF			7		ns
			Innut tono 1 MHz	T <sub>A</sub> = 25°C		45		
			Input tone = 1 MHz	Full range		43		
			Input tone = 3 MHz	T <sub>A</sub> = 25°C		45		
	Spurious free dynamic range	o (SEDD)	input tone = 3 MHz	Full range	46			dB
	Spurious free dynamic range	e (SPDR)	Input tone = 6 MHz	T <sub>A</sub> = 25°C		43		ub ub
			imput torie = 0 ivii iz	Full range	42			
			Input tono – 10 MHz	T <sub>A</sub> = 25°C		39		
			Input tone = 10 MHz	Full range		39		
SNR	Signal-to-noise ratio		T <sub>A</sub> = 25°C		46			dB
SINK	Signal-to-Hoise fatto		Full range	Full range				L UB

NOTE 1: C<sub>L</sub> includes probe and jig capacitance.




Figure 1. I/O Timing Diagram

#### PRINCIPLES OF OPERATION

## functional description

The TLC5510 and TLC5510A are semiflash ADCs featuring two lower comparator blocks of four bits each.

As shown in Figure 2, input voltage  $V_I(1)$  is sampled with the falling edge of CLK1 to the upper comparators block and the lower comparators block(A), S(1). The upper comparators block finalizes the upper data UD(1) with the rising edge of CLK2, and simultaneously, the lower reference voltage generates the voltage RV(1) corresponding to the upper data. The lower comparators block (A) finalizes the lower data LD(1) with the rising edge of CLK3. UD(1) and LD(1) are combined and output as OUT(1) with the rising edge of CLK4. As shown in Figure 2, the output data is delayed 2.5 clocks from the analog input voltage sampling point.

Input voltage  $V_I(2)$  is sampled with the falling edge of CLK2. UD(2) is finalized with the rising edge of CLK3, and LD(2) is finalized with the rising edge of CLK4 at the lower comparators block(B). OUT(2) data appears with the rising edge of CLK5.




Figure 2. Internal Functional Timing Diagram



#### PRINCIPLES OF OPERATION

## internal referencing

#### **TLC5510**

The three internal resistors shown with  $V_{DDA}$  can generate a 2-V reference voltage. These resistors are brought out on  $V_{DDA}$ , REFTS, REFB, REFBS, and AGND.

To use the internally generated reference voltage, terminal connections should be made as shown in Figure 3. This connection provides the standard video 2-V reference for the nominal digital output.




Figure 3. External Connections for a 2-V Analog Input Span Using the Internal-Reference Resistor Divider

# **TLC5510A**

For an analog input span of 4 V, 4 V is supplied to REFT, and REFB is grounded and terminal connections should be made as shown in Figure 4. This connection provides the 4-V reference for the nominal zero to full-scale digital output with a 4  $V_{pp}$  analog input at ANALOG IN.




Figure 4. External Connections for 4-V Analog Input Span



#### PRINCIPLES OF OPERATION

## functional operation

The output code change with input voltage is shown in Table 1.

**Table 1. Functional Operation** 


INPUT SIGNAL	STEP			DIG	TAL OU	TPUT C	ODE		
VOLTAGE	SIEF	MSB							LSB
V <sub>ref(B)</sub>	255	0	0	0	0	0	0	0	0
			•	•	•	•	•	•	•
			•	•	•	•	•	•	•
	128	0	1	1	1	1	1	1	1
	127	1	0	0	0	0	0	0	0
•		•	•	•	•	•	•	•	•
			•	•	•	•	•	•	•
V <sub>ref(T)</sub>	0	1	1	1	1	1	1	1	1

#### **APPLICATION INFORMATION**

The following notes are design recommendations that should be used with the device.

- External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
- RF breadboarding or printed-circuit-board (PCB) techniques should be used throughout the evaluation and production process. Breadboards should be copper clad for bench evaluation.
- Since AGND and DGND are connected internally, the ground lead in must be kept as noise free as possible. A good method to use is twisted-pair cables for the supply lines to minimize noise pickup. An analog and digital ground plane should be used on PCB layouts when additional logic devices are used. The AGND and DGND terminals of the device should be tied to the analog ground plane.
- V<sub>DDA</sub> to AGND and V<sub>DDD</sub> to DGND should be decoupled with 1-μF and 0.01-μF capacitors, respectively, and placed as close as possible to the affected device terminals. A ceramic-chip capacitor is recommended for the 0.01-μF capacitor. Care should be exercised to ensure a solid noise-free ground connection for the analog and digital ground terminals.
- V<sub>DDA</sub>, AGND, and ANALOG IN should be shielded from the higher frequency terminals, CLK and D0–D7.
   When possible, AGND traces should be placed on both sides of the ANALOG IN traces on the PCB for shielding.
- In testing or application of the device, the resistance of the driving source connected to the analog input should be 10  $\Omega$  or less within the analog frequency range of interest.






NOTE A: Shorting JP1 and JP3 allows adjustment of the reference voltage by R5 using temperature-compensating diodes D2 and D3 which compensate for D1 and Q1 variations. By shorting JP2 and JP4, the internal divider generates a nominal 2-V reference.

LOCATION	DESCRIPTION
C1, C3-C4, C6-C12	0.1-μF capacitor
C2	10-pF capacitor
C5	47-μF capacitor
FB1, FB2, FB3, FB7	Ferrite bead
Q1	2N3414 or equivalent
R1, R3	75- $\Omega$ resistor
R2	500- $\Omega$ resistor
R4	10-k $\Omega$ resistor, clamp voltage adjust
R5	300- $Ω$ resistor, reference-voltage fine adjust

Figure 5. TLC5510 Evaluation and Test Schematic





NOTE A: R5 allows adjustment of the reference voltage to 4 V. R4 adjusts for the desired Q1 quiescent operating point.

LOCATION	DESCRIPTION
C1, C3-C4, C6-C11	0.1-μF capacitor
C2	10-pF capacitor
C5	47-μF capacitor
FB1, FB2, FB3, FB7	Ferrite bead
Q1	2N3414 or equivalent
R1, R3	75-Ω resistor
R2	500- $\Omega$ resistor
R4	10-k $\Omega$ resistor, clamp voltage adjust
R5	300-Ω resistor, reference-voltage fine adjust

Figure 6. TLC5510A Evaluation and Test Schematic






Figure 7. TLC5510 Application Schematic




Figure 8. TLC5510A Application Schematic




## **MECHANICAL DATA**

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




SLAS095K - SEPTEMBER 1994 - REVISED MAY 1999

#### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

#### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated