MC1699

BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)

DIVIDE-BY-FOUR GIGAHERTZ COUNTER

The MC1699 is a divide-by-four gigahertz counter. The clock input requires an ac coupled driving signal of 800 mV amplitude (typical). The clock toggles two divide-by-two stages, and the complementary outputs (50% duty cycle) are taken from the second stage.


The MC1699 includes clock enable and reset. The reset is compatible with MECL III voltage levels. The enable input requires a V_{IL} of -2.0 V max. Reset operates only when either the clock or the enable is high.

Pin 11 (13) is available for connection of a decoupling capacitor to ground. This capacitor stabilizes the reference point which is internally coupled to the clock input.


DIVIDE-BY-FOUR GIGAHERTZ COUNTER



P SUFFIX
PLASTIC PACKAGE
CASE 648



PIN ASSIGNMENT



ELECTRICAL CHARACTERISTICS

df.dzsc.com


Characteristic		− 30°C		+2	25°C	+4	35°C	455					
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions				
Power Supply Drain Current	ΙE	_	_	_	57	470	_	mAdc	All inputs and outputs open except Clock = V _{IHC} ≅ -4.0 V _O				
Input Current Reset Enable	linH				500 265	.co	=	μAdc					
Logic "1" Output Voltage	Voн	- 1.085	- 0.875	- 1.0	-0.81	~ 0.93	- 0.7	Vdc	See Note 2. Or, apply P1 to Reset				
Logic " <mark>0" Output Vo</mark> ltage	VOL	ļ	- 1.63	_	- 1.6	_	- 1.555	Vdc	and V _{IHmax} to Enable (See Test Conditions below).				
Toggle Frequency (high frequency operation)	fTog	1.0	_	1.0	_	1.0	_	GHz	V _{IL} ¹ to Enable.				
Toggle Frequency (low frequency sine wave input)	f _{Tog}	_	_	_	100	_	_	MHz	See Test Circuit and Application Information.				

Scieble input requires V_{II.} = -2.0 V max. Reset counter by applying pulse P1 to pin 14, then toggle outputs by applying pulse P2 to pin 4 for 2 cycles. Hold cover during pulse sequence. Hold clock input (ii VEE. P1 VIHmax
VILmin
VIHmax
V_{IL} = -2.0 V¹


Test Conditions: V_{CC1} = V_{CC2} = 0, V_{EE} = 7.0 Vdc

MC1699

TIMING DIAGRAM



TOGGLE FREQUENCY TEST CIRCUIT



APPLICATION INFORMATION


The MC1699 is a very high speed divide-by-four counter intended for prescaler applications. The reset provides increased flexibility for counter and time measuring requirements.


The clock input is designed to accept a capacitorcoupled sine wave signal for frequencies above 100 MHz. Below 100 MHz waveshaping is recommended to obtain good MECL III or MECL 10,000 edge speeds.


With a continuous input signal the clock can be capac-


itor-coupled with no problems. However, if the clock is interrupted and the clock input floats to the bias point reference voltage, the counter may oscillate. To prevent this oscillation, an external resistor can be added as shown in Figure 1. This resistor is recommended only when the clock is interrupted and serves no useful function with a continuous signal. Also, this external resistor is not required when the enable input is used to gate the clock signal.


FIGURE 1














NOTES.

1. DATUMS -L-, -M-, -N-, AND -P- DETERMINED
WHERE TOP OF LEAD SHOULDER EXIT PLASTIC
BODY AT MOLD PARTING LINE.

2. DIM GI, TRUE POSTION TO BE MEASURED AT DATUM -T-, SEATING PLANE.


3. DIM R AND U DO NOT INCLUDE MOLD

PROTRUSION. ALLOWABLE MOLD PROTRUSION

IS 0.25 (0.010) PER SIDE.
4. DIMENSIONING AND TOLERANCING PER ANSI

5. CONTROLLING DIMENSION: INCH.

I	MILLIN	METERS	INCHES					
DIM	MIN	MAX	MIN	MAX				
A	9.78	10.03	0.385	0.395				
8	9.78	10.03	0.385	0.395				
С	4.20	4.57	0.165	0.180				
E	2.29	2.79	0.090	0.110				
F	0.33	0.48	0.013	0.019				
G	1,27	BSC	0.050	BSC				
Н	0.66	0.81	0.026	0.032				
J	0.51		0.020	_				
∷ K	0.64	_	0.025	_				
R	8.89	9.04	0.350	0.356				
ᅜ	8.89	9.04	0.350	0.356				
٧	1.07	1.21	0.042	0.048				
W	1.07	1.21	0.042	0.048				
Х	1.07	1.42	0.042	0.056				
Y.		0.50	_	0.020				
2	2°	10°	-Z°	10°				
G1	7.88	8.38	0.310	0.330				
K1	1.02		0.040					
Ž1	2°	10°_	_2°	10°				



- NOTES:

 1. DUE TO SPACE LIMITATION, CASE
 775-02 SHALL BE REPRESENTED BY A
 GENERAL (SMALLER) CASE OUTLINE
 DRAWING RATHER THAN SHOWING
- DRAWING RATHER THAN SHOWING ALL 28 LEADS.

 2. DATUMS 1., M.- N. AND P-DETERMINED WHERE TOP OF LEAD SHOULDER EXT PLASTIC BOOY AT MOLD PARTING LINE.

 3. DMI G.T. TRUE POSITION TO BE MEASURED AT DATUM 1-. SEATING PLANE.

 4. DMR AR AD UD ON DOT INCLUDE MOLD PROTRUSION, ALLOWABLE MOLD PROTRUSION, SO 28 50019 PER SIDE.

 5. DIMENSION: GAND TO LERANCING PER ANSIVERS AND TO LERANCING PER AND TO LERANCI

- Y14.5M, 1982.

 6. CONTROLLING DIMENSION: INCH.

	MILLIN	METERS	INCHES					
OIM	MIN	MAX	MIN	MAX				
Α.	12.32	12.57	0.485	0 435				
. 8	12.32	12 57	0.485	0.435				
Ç	4.20	4.57	0.165	0.180				
Ę	2.29	2.79	0 090	0.110				
F	0 33	0.48	0.013	0.019				
G	1.27	BSC	0.050	BSC				
Н	0.66	0.81	0.026	0.032				
1	0.51	_	0.020	-				
K	0.64	-	0 025	-				
R	11.43	11.58	0.450	0.456				
U	11.43	11.58	0.450	0.456				
Ý.	1.07	1.21	0.042	0.048				
W	1.07	121	0.042	0.048				
X	1.07	1.42	0.642	0.056				
Y	-	0.50		0.020				
Z	2°	102	2°	10"				
G1_	10.42	10.92	0.410	0.430				
Kt	1.02	-	0.040	_				
Zì	2°	10°	2°	103				

PLASTIC PACKAGE CASE 776-02

offer answers to many problems that have been created in the use of insertion technology.

Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the State-of-the-Art designs that cannot be accomplished with Insertion Technology.

Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced.

have been reduced.

The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards.

Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices.

Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate

Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour.

Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and offer increased functions with the same size product.

MECL AVAILABILITY IN SURFACE MOUNT

Motorola is now offering MECL 10K and MECL 10KH in the PLCC (Plastic Leaded Chip Carrier) packages.

MECL in PLCC may be ordered in conventional plastic rails or on Tape and Reel. Refer to the Tape and Reel section for ordering details.

TAPE AND REEL


Motorola has now added the convenience of Tape and Reel packaging for our growing family of standard Integrated Circuit products. The packaging fully conforms to embossed tape provides a secure cavity sealed with a peel-back cover tape.

GENERAL INFORMATION

• Reel Size 13 inch (330 mm) Suffix: R2

Tape Width 16 mm
 Units/Reel 1000

MECHANICAL POLARIZATION



ORDERING INFORMATION

- Minimum Lot Size/Device Type = 3000 Pieces.
- No Partial Reel Counts Available.
- To order devices which are to be delivered in Tape and Reel, add the appropriate suffix to the device number being ordered.

EXAMPLE:

ORDERING CODE	SHIPMENT METHOD
MC10100FN	Magazines (Rails)
MC10100FNR2	13 inch Tape and Reel
MC10H100FN	Magazines (Rails)
MC10H100FNR2	13 inch Tape and Reel
MC12015D	Magazines (Rails)
MC12015DR2	13 inch Tape and Reel

DUAL-IN-LINE PACKAGE TO PLCC PIN CONVERSION DATA

The following tables give the equivalent I/O pinouts of Dual-In-Line (DIL) packages and Plastic Leaded Chip Carrier (PLCC) packages.

Conversion Tables

16 PIN DIL 20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16								
20 PIN PLCC	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20								
20 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20				
20 PIN DIL 20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20				
																						اددا	23	24
24 PIN DIL 28 PIN PLCC	1	2	3	4	5	6	1	8	9	10	11	12	13	14	10	10	1/	10	10	20	25	22	27	20
28 PIN PLCC	2	3	4	5	6	7	9	10	11	12	13	14	116	17/	18	19	20	21	23	24	20	20	-/1	ᅃ