捷多邦,专业PCB打样工厂**SN545V2科A货SN74LV21A DUAL 4-INPUT POSITIVE-AND GATES**

SCES340D - SEPTEMBER 2000 - REVISED DECEMBER 2004

- 2-V to 5.5-V V_{CC} Operation
- Max tpd of 6 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3$ V, $T_A = 25$ °C
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

These dual 4-input positive-AND gates are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV21A devices perform the Boolean function $Y = A \cdot B \cdot C \cdot D \text{ or } Y = \overline{A} + \overline{B} + \overline{C} + \overline{D} \text{ in }$ positive logic.

These devices are fully specified partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

SN54LV21A . . . J OR W PACKAGE SN74LV21A... D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV21A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection WWW.DZSC.COM

ORDERING INFORMATION

TA	PACKA	PACKAGE†		TOP-SIDE MARKING
W W	0010 P	Tube of 50	SN74LV21AD	11/04 A
1-1-4	SOIC – D	Reel of 2500	SN74LV21ADR	LV21A
	SOP - NS	Reel of 2000	SN74LV21ANSR	74LV21A
4000 1 - 0500	SSOP – DB	Reel of 2000	SN74LV21ADBR	LV21A
-40°C to 85°C		Tube of 90	SN74LV21APW	カーナリア
	TSSOP – PW	Reel of 2000	SN74LV21APWR	LV21A
		Reel of 250	SN74LV21APWT	44 44
	TVSOP - DGV	Reel of 2000	SN74LV21ADGVR	LV21A
	CDIP – J	Tube of 25	SNJ54LV21AJ	SNJ54LV21AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LV21AW	SNJ54LV21AW
	LCCC – FK	Tube of 55	SNJ54LV21AFK	SNJ54LV21AFK

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



SCES340D - SEPTEMBER 2000 - REVISED DECEMBER 2004

FUNCTION TABLE (each gate)

	INPUTS					
Α	В	С	D	Υ		
Н	Н	Н	Н	Н		
L	Χ	Χ	X	L		
Х	L	Χ	X	L		
Х	Χ	L	X	L		
Х	Χ	Χ	L	L		

logic diagram (positive logic)





Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range, V_I (see Note 1)	-0.5 V to 7 V -20 mA -50 mA -5
1	PW package 113°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			SN54L	V21A	SN74	LV21A		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
.,	Little Level Construction for the	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.$	7	, ,	
V_{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.$	7	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.$	7		
		V _{CC} = 2 V		0.5		0.5		
V/	Law law lian structuralisms	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V	CC×0.3		V _{CC} ×0.3	V	
V_{IL}	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V	CC × 0.3		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		CC × 0.3		$V_{CC} \times 0.3$		
V_{I}	Input voltage		0,0	5.5	0	5.5	V	
VO	Output voltage		0	VCC	0	VCC	V	
		V _{CC} = 2 V	220	-50		-50	μΑ	
la	High lavel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2		
ЮН	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12		
		$V_{CC} = 2 V$		50		50	μΑ	
la.	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
loL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		T	SN54LV21A	SN74LV21A	
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48	2.48	V
	I _{OH} = -12 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
V	$I_{OL} = 2 \text{ mA}$	2.3 V	0.4	0.4	V
VOL	$I_{OL} = 6 \text{ mA}$	3 V	0.44	0.44	V
	I _{OL} = 12 mA	4.5 V	0.55	0.55	
l _l	V _I = 5.5 V or GND	0 to 5.5 V	±1	±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0	5	5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V	1.9	1.9	pF



SN54LV21A, SN74LV21A DUAL 4-INPUT POSITIVE-AND GATES

SCES340D - SEPTEMBER 2000 - REVISED DECEMBER 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV21A	SN74L	.V21A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t _{pd}	A, B, C, or D	Υ	C _L = 15 pF		7*	12*	13 14*	1	14	ns
t _{pd}	A, B, C, or D	Υ	C _L = 50 pF		9.2	15.7	1 19	1	19	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV21A	SN74L	V21A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t _{pd}	A, B, C, or D	Υ	C _L = 15 pF		5.1*	7*	1* 8.5*	1	8.5	ns
t _{pd}	A, B, C, or D	Υ	C _L = 50 pF		6.6	10.5	1 12	1	12	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV21A	SN74L	.V21A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t _{pd}	A, B, C, or D	Υ	C _L = 15 pF		3.8*	5*	13 6*	1	6	ns
t _{pd}	A, B, C, or D	Υ	C _L = 50 pF		4.9	7	21 8	1	8	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 3.3 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

	DADAMETER		SN74LV21A		
	PARAMETER				UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
V _{OL} (V)	Quiet output, minimum dynamic VOL		0	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		3.2		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

	PARAMETER		TEST CONDITIONS		VCC	TYP	UNIT
	с .	Dower discination consistence	C. F0 pF	f 40 MH-	3.3 V	17.4	
Ľ	Cpd	Power dissipation capacitance	$C_L = 50 pF$,	f = 10 MHz	5 V	20.2	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265