

Data sheet acquired from Harris Semiconductor SCHS191C

January 1998 - Revised October 2003

### 捷多邦,专业PCB打样工厂,24小时加急出货

### CD54HC597, CD74HC597, CD74HCT597

# High-Speed CMOS Logic 8-Bit Shift Register with Input Storage

#### **Features**

- · Buffered Inputs
- · Asynchronous Parallel Load
- Fanout (Over Temperature Range)
  - Standard Outputs..... 10 LSTTL Loads
  - Bus Driver Outputs ........... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
    V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

#### Description

The 'HC597 and CD74HCT597 are high-speed silicon gate CMOS devices that are pin-compatible with the LSTTL 597 devices. Each device consists of an 8-flip-flop input register and an 8-bit parallel-in/serial-in, serial-out shift register. Each register is controlled by its own clock. A "low" on the parallel load input ( $\overline{PL}$ ) shifts parallel stored data asynchronously into the shift register. A "low" master input ( $\overline{MR}$ ) clears the shift register. Serial input data can also be synchronously shifted through the shift register when  $\overline{PL}$  is high.


#### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC597F3A	-55 to 125	16 Ld CERDIP
CD74HC597E	-55 to 125	16 Ld PDIP
CD74HC597M	-55 to 125	16 Ld SOIC
CD74HC597MT	-55 to 125	16 Ld SOIC
CD74HC597M96	-55 to 125	16 Ld SOIC
CD74HC597NSR	-55 to 125	16 Ld SOP
CD74HCT597E	-55 to 125	16 Ld PDIP
CD74HCT597M	-55 to 125	16 Ld SOIC
CD74HCT597MT	-55 to 125	16 Ld SOIC
CD74HCT597M96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.


#### **Pinout**

CD54HC597 (CERDIP) CD74HC597 (PDIP, SOIC, SOP) CD74HCT597 (PDIP, SOIC) TOP VIEW





### Functional Diagram



#### **FUNCTION TABLE**

ST <sub>CP</sub>	SH <sub>CP</sub>	PL	MR	FUNCTION
1	Х	Х	Х	Data Loaded to Input Flip-Flops
1	Х	L	Н	Data Loaded from Inputs to Shift Register
No Clock Edge	Х	L	Н	Data Transferred from Input Flip-Flops to Shift Register
Х	Х	L	L	Invalid Logic, State of Shift Register Indeterminate when Signals Removed
Х	Х	Н	L	Shift Register Cleared
Х	1	Н	Н	Shift Register Clocked Qn = Qn-1, Q0 = D <sub>S</sub>

 $H = High Voltage Level, L = Low Voltage Level, X = Don't Care, \uparrow = Transition from Low to High CP Level$ 

#### 

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
E (PDIP) Package	. 67
M (SOIC) Package	. 73
NS (SOP) Package	. 64
Maximum Junction Temperature	150 <sup>o</sup> C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

Supply Voltage Range, V<sub>CC</sub>

Input Rise and Fall Time

		TES CONDI	· .	v <sub>cc</sub>		25 <sup>0</sup> C			O 85°C	-55°C TO 125°C							
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS					
HC TYPES						-			-	-							
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V					
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V					
				6	4.2	-	-	4.2	-	4.2	-	V					
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V					
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V					
				6	-	-	1.8	-	1.8	-	1.8	V					
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V					
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V					
5.W. 6.0 E.			-0.02	6	5.9	-	-	5.9	-	5.9	-	V					
High Level Output	7								-	-	-	-	-	-	-	-	-
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V					
112 20000			-5.2	6	5.48	-	-	5.34	-	5.2	-	V					
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V					
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V					
			0.02	6	-	-	0.1	-	0.1	-	0.1	V					
Low Level Output	7		-	=	-	-	-	-	-	-	-	V					
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V					
			5.2	6	-	-	0.26	-	0.33	-	0.4	V					
Input Leakage Current	Iį	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА					

#### DC Electrical Specifications (Continued)

		TES CONDI		v <sub>cc</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μΑ
HCT TYPES		•					•					
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	IĮ	V <sub>CC</sub> and GND	0	5.5	-		±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 2)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

#### NOTE:

### **HCT Input Loading Table**

INPUT	UNIT LOADS
D <sub>S</sub>	0.2
D <sub>n</sub>	0.3
PL, MR	1.5
ST <sub>CP</sub> , SH <sub>CP</sub>	1.5

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications Table, e.g., 360µA max. at 25°C.

### **Prerequisite for Switching Specifications**

			25°C		-40	°C TO 85	o°C	-55°C TO 125°C				
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
HC TYPES												
SH <sub>CP</sub> Frequency	f <sub>MAX</sub>	2	6	-	-	5	-	-	4	-	-	MHz
		4.5	30	-	-	25	-	-	20	-	-	MHz
		6	35	-	-	29	-	-	23	-	-	MHz

<sup>2.</sup> For dual-supply systems theoretical worst case (V  $_{I}$  = 2.4V, V  $_{CC}$  = 5.5V) specification is 1.8mA.

### Prerequisite for Switching Specifications (Continued)

				25°C		-40	°C TO 8	5°C	-55°C TO 125°C			
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SH <sub>CP</sub> Pulse Width	t <sub>W</sub>	2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
ST <sub>CP</sub> Pulse Width	t <sub>W</sub>	2	60	-	-	75	-	-	90	-	-	ns
		4.5	12	-	-	15	-	-	18	-	-	ns
		6	10	-	-	13	-	-	15	-	-	ns
MR Pulse Width	t <sub>W</sub>	2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
PL Pulse Width	t <sub>W</sub>	2	70	-	-	90	-	-	105	-	-	ns
		4.5	14	-	-	18	-	-	21	-	-	ns
		6	12	-	-	15	-	-	18	-	-	ns
ST <sub>CP</sub> to SH <sub>CP</sub> Setup	t <sub>SU</sub>	2	100	-	-	125	-	-	150	-	-	ns
Time		4.5	20	-	-	25	-	-	30	-	-	ns
		6	17	-	-	21	-	-	26	-	-	ns
D <sub>S</sub> to SH <sub>CP</sub> Setup Time	t <sub>SU</sub>	2	50	-	-	65	-	-	75	-	-	ns
D <sub>n</sub> to ST <sub>CP</sub> Setup Time		4.5	10	-	-	13	-	-	15	-	-	ns
		6	9	-	-	11	-	-	13	-	-	ns
ST <sub>CP</sub> to SH <sub>CP</sub> Setup	t <sub>H</sub>	2	0	-	-	0	-	-	0	-	-	ns
Time		4.5	0	-	-	0	-	-	0	-	-	ns
		6	0	-	-	0	-	-	0	-	-	ns
D <sub>S</sub> to SH <sub>CP</sub> Hold Time	t <sub>H</sub>	2	3	-	-	3	-	-	3	-	-	ns
D <sub>n</sub> to ST <sub>CP</sub> Hold Time		4.5	3	-	-	3	-	-	3	-	-	ns
		6	3	-	-	3	-	-	3	-	-	ns
MR to SH <sub>CP</sub> Removal	t <sub>REM</sub>	2	3	-	-	3	-	-	3	-	-	ns
Time		4.5	3	-	-	3	-	-	3	-	-	ns
		6	3	-	-	3	-	-	3	-	-	ns
HCT TYPES								l				
SH <sub>CP</sub> Frequency	f <sub>MAX</sub>	4.5	25	-	-	20	-	-	16	-	-	MHz
SH <sub>CP</sub> Pulse Width	t <sub>W</sub>	4.5	20	-	-	25	-	-	30	-	-	ns
ST <sub>CP</sub> Pulse Width	t <sub>W</sub>	4.5	13	-	-	16	-	-	20	-	-	ns
MR Pulse Width	t <sub>W</sub>	4.5	18	-	-	23	-	-	27	-	-	ns
PL Pulse Width	t <sub>W</sub>	4.5	16	-	-	20	-	-	24	-	-	ns
ST <sub>CP</sub> to SH <sub>CP</sub> Setup Time	t <sub>SU</sub>	4.5	24	-	-	30	-	-	36	-	-	ns

### Prerequisite for Switching Specifications (Continued)

			25°C			-40°C TO 85°C			-55°C TO 125°C			
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
$D_S$ to $SH_{CP}$ Setup Time $D_n$ to $ST_{CP}$ Setup Time	t <sub>H</sub>	4.5	10	-	-	13	-	-	15	-	-	ns
ST <sub>CP</sub> to SH <sub>CP</sub> Hold Time	t <sub>H</sub>	4.5	0	=	-	0	-	-	0	=	-	ns
$D_S$ to $SH_{CP}$ Hold Time $D_n$ to $ST_{CP}$ Hold Time	tн	4.5	3	-	-	3	-	-	3	-	-	ns
MR to SH <sub>CP</sub> Removal Time	<sup>t</sup> REM	4.5	10	-	-	13	-	-	15	-	-	ns

### Switching Specifications Input $t_{\text{r}}, \, t_{\text{f}} = 6 \text{ns}$

		TEST			25°C		-40°C to 85°C		-55°C to 125°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES			_			_					
Propagation Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50pF$	2	-	-	175	-	220	-	265	ns
SH <sub>CP</sub> to Q7			4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> =15pF	5	-	14	-	-	-	-	-	ns
		$C_L = 50pF$	6	-	-	30	-	37	-	45	ns
PL to Q7	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	200	-	250	-	300	ns
			4.5	-	-	40	-	50	-	60	ns
		C <sub>L</sub> =15pF	5	-	17	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	34	-	43	-	51	ns
ST <sub>CP</sub> to Q7	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	240	-	300	-	360	ns
			4.5	-	-	48	-	60	-	72	ns
		C <sub>L</sub> =15pF	5	-	20	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	41	-	51	-	61	ns
MR to Q7	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
			4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> =15pF	5	-	14	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	30	-	37	-	45	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C <sub>I</sub>	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance, (Notes 3, 4)	C <sub>PD</sub>	-	5	-	13.5	-	-	-	-	-	pF
нст	•		•				•			•	•
Propagation Delay	t <sub>PLH</sub> , t <sub>PHL</sub>										
SH <sub>CP</sub> to Q7		C <sub>L</sub> = 50pF	4.5	-	-	38	-	48	-	57	ns
		C <sub>L</sub> = 15pF	5	-	16	-	-	-	-	-	ns
PL to Q7	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	48		60		72	ns
		C <sub>L</sub> = 15pF	5	-	20	-	-	-	-	-	ns
ST <sub>CP</sub> to Q7	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	56		70		84	ns
		C <sub>L</sub> = 15pF	5	-	23	-	-	-	-	-	ns


### Switching Specifications Input $t_{\text{r}}$ , $t_{\text{f}} = 6 \text{ns}$ (Continued)

		TEST	TEST			25°C			-55°C to 125°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
MR to Q7	<sup>t</sup> PLH, <sup>t</sup> PHL	C <sub>L</sub> = 50pF	4.5	-	-	44	-	55	-	66	ns
		C <sub>L</sub> = 15pF	5	-	18	-	-	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	Cl	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance, (Notes 3, 4)	C <sub>PD</sub>	-	5	ı	18.5	-	-	-	1	-	pF

#### NOTES:

- 3.  $C_{PD}$  is used to determine the dynamic power consumption, per package.
- 4. P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + Σ (C<sub>L</sub> V<sub>CC</sub><sup>2</sup> f<sub>o</sub>) where: f<sub>i</sub> = Input Frequency, f<sub>o</sub> = Output Frequency, C<sub>L</sub> = Output Load Capacitance, V<sub>CC</sub> = Supply Voltage.

#### Test Circuits and Waveforms



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10%  $V_{CC}$  to 90%  $V_{CC}$  in accordance with device truth table. For  $f_{MAX}$ , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

#### Test Circuits and Waveforms (Continued)




FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS





FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS







9-Oct-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-8681701EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC597F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74HC597E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC597EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC597M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC597NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT597EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT597M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT597MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



#### PACKAGE OPTION ADDENDUM

9-Oct-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
					no Sb/Br)		
CD74HCT597MTG4	ACTIVE	SOIC	D	16 250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




### **PACKAGE MATERIALS INFORMATION**

4-Oct-2007


### TAPE AND REEL BOX INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC597M96	D	16	SITE 27	330	16	6.5	10.3	2.1	8	16	Q1
CD74HC597NSR	NS	16	SITE 41	330	16	8.2	10.5	2.5	12	16	Q1
CD74HCT597M96	D	16	SITE 27	330	16	6.5	10.3	2.1	8	16	Q1






4-Oct-2007



Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
CD74HC597M96	D	16	SITE 27	342.9	336.6	28.58
CD74HC597NSR	NS	16	SITE 41	346.0	346.0	33.0
CD74HCT597M96	D	16	SITE 27	342.9	336.6	28.58




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G16)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

#### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless