



February 2005

LM139JAN

Low Power Low Offset Voltage Quad Comparators

General Description

The LM139 consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic— where the low power drain of the LM139 is a distinct advantage over standard comparators.

Features

- Wide supply voltage range 5V to 36 V_{DC} or ±2.5V to ±18 V_{DC}
- Very low supply current drain (0.8 mA) — independent of supply voltage
- Low input biasing current: 25 nA
- Low input offset current: ±5 nA
- Offset voltage: ±3 mV
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage: 250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

Advantages

- High precision comparators
- Reduced V_{OS} drift over temperature
- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation


Ordering Information

NS Part Number	JAN Part Number	NS Package Number	Package Description
JL139BCA	JM38510/11201BCA	J14A	14LD CERDIP
JL139SCA	JM38510/11201SCA	J14A	14LD CERDIP
JL139BZA	JM38510/11201BZA	WG14A	14LD Ceramic SOIC
JL139SZA	JM38510/11201SZA	WG14A	14LD Ceramic SOIC
JL139BDA	JM38510/11201BDA	W14B	14LD CERPACK
JL139SDA	JM38510/11201SDA	W14B	14LD CERPACK

LM139JAN Low Power Low Offset Voltage Quad Comparators




Connection Diagrams



20129502

See NS Package Number J14A



20129527

See NS Package Number W14B, WG14A

Absolute Maximum Ratings (Note 1)

Supply Voltage, V^+	$36 V_{DC}$ or $\pm 18 V_{DC}$
Differential Input Voltage (Note 7)	$36 V_{DC}$
Output Voltage	$36 V_{DC}$
Input Voltage	$-0.3 V_{DC}$ to $+36 V_{DC}$
Input Current ($V_{IN} < -0.3 V_{DC}$) (Note 3)	50 mA
Power Dissipation (Notes 4, 12)	
CERDIP	400 mW @ $T_A = 125^\circ\text{C}$
CERPACK	350 mW @ $T_A = 125^\circ\text{C}$
SOIC	350 mW @ $T_A = 125^\circ\text{C}$
Output Short-Circuit to GND, (Note 2)	Continuous
Storage Temperature Range	$-65^\circ\text{C} \leq T_A \leq +150^\circ\text{C}$
Maximum Junction Temperature (T_J)	$+175^\circ\text{C}$
Lead Temperature (Soldering, 10 seconds)	260°C
Operating Temperature Range	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$
Thermal Resistance	
θ_{JA}	
CERDIP (Still Air)	103°C/W
CERDIP (500LF / Min Air flow)	65°C/W
CERPACK (Still Air)	183°C/W
CERPACK (500LF / Min Air flow)	120°C/W
SOIC (Still Air)	183°C/W
SOIC (500LF / Min Air flow)	120°C/W
θ_{JC}	
CERDIP	23°C/W
CERPACK	23°C/W
SOIC	23°C/W
Package Weight (typical)	
CERDIP	2,190mg
CERPACK	460mg
SOIC	410mg
ESD rating (Note 11)	600V

Quality Conformance Inspection

Mil-Std-883, Method 5005 — Group A

Subgroup	Description	Temp ($^\circ\text{C}$)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55

LM139 JAN Electrical Characteristics

DC Parameters

The following conditions apply, unless otherwise specified. $-V_{CC} = 0V$

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
V_{IO}	Input Offset Voltage	$+V_{CC} = 30V, V_O = 15V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V, V_O = -13V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$+V_{CC} = 5V, V_O = 1.4V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -3V, V_O = -1.6V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
I_{IO}	Input Offset Current	$+V_{CC} = 30V, R_S = 20K\Omega, V_O = 15V$	(Note 8)	-25	25	nA	1, 2
			(Note 8)	-75	75	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V, R_S = 20K\Omega, V_O = -13V$	(Note 8)	-25	25	nA	1, 2
			(Note 8)	-75	75	nA	3
		$+V_{CC} = 5V, R_S = 20K\Omega, V_O = 1.4V$	(Note 8)	-25	25	nA	1, 2
			(Note 8)	-75	75	nA	3
		$+V_{CC} = 2V, -V_{CC} = -3V, R_S = 20K\Omega, V_O = -1.6V$	(Note 8)	-25	25	nA	1, 2
			(Note 8)	-75	75	nA	3
$+/-I_{IB}$	Input Bias Current	$+V_{CC} = 30V, R_S = 20K\Omega, V_O = 15V$	(Note 8)	-100	+0.1	nA	1, 2
			(Note 8)	-200	+0.1	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V, R_S = 20K\Omega, V_O = -13V$	(Note 8)	-100	+0.1	nA	1, 2
			(Note 8)	-200	+0.1	nA	3
		$+V_{CC} = 5V, R_S = 20K\Omega, V_O = 1.4V$	(Note 8)	-100	+0.1	nA	1, 2
			(Note 8)	-200	+0.1	nA	3
		$+V_{CC} = 2V, -V_{CC} = -3V, R_S = 20K\Omega, V_O = -1.6V$	(Note 8)	-100	+0.1	nA	1, 2
			(Note 8)	-200	+0.1	nA	3
CMRR	Input Voltage Common Mode Rejection	$+V_{CC} = 30V$		76		dB	1, 2, 3
		$+V_{CC} = 5V$		70		dB	1, 2, 3
I_{CEX}	Output Leakage	$+V_{CC} = 30V, V_O = +30V$			1.0	μA	1, 2, 3
$+I_{IL}$	Input Leakage Current	$+V_{CC} = 36V, V + i = 34V, V - i = 0V$		-500	500	nA	1, 2, 3
$-I_{IL}$	Input Leakage Current	$+V_{CC} = 36V, V + i = 0V, V - i = 34V$		-500	500	nA	1, 2, 3
V_{OL}	Logical "0" Output Voltage	$+V_{CC} = 4.5V, I_O = 4mA$			0.4	V	1
					0.7	V	2, 3
		$+V_{CC} = 4.5V, I_O = 8mA$			1.5	V	1
					2.0	V	2, 3
I_{CC}	Power Supply Current	$+V_{CC} = 5V, V_{ID} = 15mV$			2.0	mA	1, 2
					3.0	mA	3
		$+V_{CC} = 30V, V_{ID} = 15mV$			3.0	mA	1, 2
					4.0	mA	3
Delta V_{IO} / Delta T	Temperature Coefficient of Input Offset Voltage	$25^\circ C \leq T_A \leq 125^\circ C$	(Note 9)	-25	25	$\mu V/^\circ C$	2
		$-55^\circ C \leq T_A \leq 25^\circ C$	(Note 9)	-25	25	$\mu V/^\circ C$	3
Delta I_{IO} / Delta T	Temperature Coefficient of Input Offset Current	$25^\circ C \leq T_A \leq 125^\circ C$	(Note 9)	-300	300	$pA/^\circ C$	2
		$-55^\circ C \leq T_A \leq 25^\circ C$	(Note 9)	-400	400	$pA/^\circ C$	3
A_{VS}	Open Loop Voltage Gain	$+V_{CC}=15V, R_L=15K\Omega, 1V \leq V_O \leq 11V$	(Note 10)	50		V/mV	4
			(Note 10)	25		V/mV	5, 6
V_{IO}	Tempco Screen				4.0	mV	

LM139 JAN Electrical Characteristics (Continued)**DC Parameters** (Continued)The following conditions apply, unless otherwise specified. $-V_{CC} = 0V$

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
CMRR	Tempco Screen				70	dB	
I_{IO}	Tempco Screen				13	nA	
I_{IB}	Tempco Screen				12	nA	

AC Parameters

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
t_{RLH}	Response Time: Low-to-High	$+V_{CC} = 5V, V_I = 100mV,$ $R_L = 5.1K\Omega, V_{OD} = 5mV$			5.0	μS	7, 8B
					7.0	μS	8A
		$+V_{CC} = 5V, V_I = 100mV,$ $R_L = 5.1K\Omega, V_{OD} = 50mV$			0.8	μS	7, 8B
t_{RHL}	Response Time: High-to-Low	$+V_{CC} = 5V, V_I = 100mV,$ $R_L = 5.1K\Omega, V_{OD} = 5mV$			2.5	μS	7, 8B
					3.0	μS	8A
		$+V_{CC} = 5V, V_I = 100mV,$ $R_L = 5.1K\Omega, V_{OD} = 50mV$			0.8	μS	7, 8B
C_S	Channel Separation	$+V_{CC} = 20V, -V_{CC} = -10V,$ A to B		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ A to C		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ A to D		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ B to A		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ B to C		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ B to D		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ C to A		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ C to B		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ C to D		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ D to A		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ D to B		80		dB	7
		$+V_{CC} = 20V, -V_{CC} = -10V,$ D to C		80		dB	7
V_{LAT}	Voltage Latch (Logical "1" Input)	$+V_{CC} = 5V, V_I = 10V,$ $I_O = 4mA$			0.4	V	9

LM139 JAN Electrical Characteristics (Continued)

DC Parameters Drift Values

The following conditions apply, unless otherwise specified. $-V_{CC} = 0V$

Delta calculations performed on JAN S product at Group B, Subgroup 5.

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
V_{IO}	Input Offset Voltage	$V_{CC} = 30V, V_O = 15V$		-1.0	1.0	mV	1
+/- I_{Bias}	Input Bias Current	$V_{CC} = 30V, R_S = 20K\Omega,$ $V_O = 15V$		-15	15	nA	1

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: Short circuits from the output to V^+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of V^+ .

Note 3: This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V^+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than $-0.3 V_{DC}$ (at 25°C).

Note 4: The low bias dissipation and the ON-OFF characteristics of the outputs keeps the chip dissipation very small ($P_D \leq 100mW$), provided the output transistors are allowed to saturate.

Note 5: The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

Note 6: Short circuits from the output to V^+ can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20mA independent of the magnitude of V^+ .

Note 7: Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than $-0.3 V_{DC}$ (or $0.3 V_{DC}$ below the magnitude of the negative power supply, if used) (at 25°C).

Note 8: S/S $R_S = 20K\Omega$, tested at $R_S = 10K\Omega$ as equivalent test.

Note 9: Calculated parameter; for Delta V_{IO} / Delta T use V_{IO} test at $+V_{CC} = 30V, -V_{CC} = 0V, V_O = 15V$; and for Delta I_{IO} / Delta T use I_{IB} test at $+V_{CC} = 30V, -V_{CC} = 0V, V_O = 15V$


Note 10: Datalog of $K = V/mV$.

Note 11: Human Body model, 1.5 K Ω in series with 100 pF

Note 12: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (Package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.


Typical Performance Characteristics

Supply Current




20129534

Input Current




20129535

Output Saturation Voltage




20129536

Response Time for Various Input Overdrives — Negative Transition



20129537

Response Time for Various Input Overdrives — Positive Transition



20129538

Application Hints

The LM139 is a high gain, wide bandwidth device which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to < 10 kΩ reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be tied to the negative supply.


The bias network of the LM139 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 5 V_{DC} to 30 V_{DC}.

It is usually unnecessary to use a bypass capacitor across the power supply line.


The differential input voltage may be larger than V⁺ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V_{DC} (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the LM139 is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V⁺ terminal of the LM139 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V⁺) and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60Ω R_{SAT} of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.


Typical Applications (V⁺ = 5.0 V_{DC})




20129503




20129504



20129505




20129508



20129509


Typical Applications ($V^+ = 15\text{ V}_{DC}$)

One-Shot Multivibrator



20129510


Bi-Stable Multivibrator



20129511


Typical Applications ($V^+ = 15 V_{DC}$) (Continued)

Large Fan-In AND Gate



20129513


ORing the Outputs



20129515


Typical Applications ($V^+ = 15 V_{DC}$) (Continued)

Time Delay Generator




20129514

Non-Inverting Comparator with Hysteresis



20129518


Inverting Comparator with Hysteresis



20129519


Typical Applications ($V^+ = 15 V_{DC}$) (Continued)

Squarewave Oscillator




20129516

Basic Comparator




20129521

Limit Comparator



20129524


Comparing Input Voltages of Opposite Polarity



20129520

Typical Applications ($V^+ = 15 V_{DC}$) (Continued)


Output Strobing



20129522


* Or open-collector logic gate without pull-up resistor

Crystal Controlled Oscillator




20129525

Transducer Amplifier



20129528


Zero Crossing Detector (Single Power Supply)



20129530

Typical Applications ($V^+ = 15 V_{DC}$) (Continued)

Two-Decade High-Frequency VCO




$V^+ = +30 V_{DC}$
 $250 mV_{DC} \leq V_C \leq +50 V_{DC}$
 $700 Hz \leq f_0 \leq 100 kHz$

20128523


Split-Supply Applications ($V^+ = +15 V_{DC}$ and $V^- = -15 V_{DC}$)

MOS Clock Driver




20129531

Zero Crossing Detector



20129532

Comparator With a Negative Reference




20129533

Revision History Section


Date Released	Revision	Section	Originator	Changes
02/15/05	A	New Release to corporate format	L. Lytle	1 MDS datasheet converted into Corp. datasheet format. MJLM139-X rev 0D0. MDS datasheet will be archived.

Physical Dimensions inches (millimeters)
 unless otherwise noted



J14A (Rev J)


Ceramic Dual-In-Line Package (J)
NS Package Number J14A



W14B (Rev P)

Ceramic Flat Package (W)
NS Package Number W14B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

 **National Semiconductor
Americas Customer
Support Center**
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

**National Semiconductor
Europe Customer Support Center**
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor
Asia Pacific Customer
Support Center**
Email: ap.support@nsc.com

**National Semiconductor
Japan Customer Support Center**
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560