## FUJITSU MICROELECTRONICS DATA SHEET

DS05-13103-6Ea

# Memory FRAM cmos

1 M Bit (128 K × 8)

# MB85R1001

#### **■ DESCRIPTIONS**

The MB85R1001 is an FRAM (Ferroelectric Random Access Memory) chip consisting of 131,072 words x 8 bits of non-volatile memory cells created using ferroelectric process and silicon gate CMOS process technologies.

The MB85R1001 is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R1001 can be used for at least 10<sup>10</sup> read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM.

The MB85R1001 uses a pseudo-SRAM interface that is compatible with conventional asynchronous SRAM.


#### **■ FEATURES**

Bit configuration
 Read/write endurance
 Operating power supply voltage
 Operating temperature range
 Data retention
 Package
 131,072 words × 8bits
 10<sup>10</sup> times/bit (Min)
 3.0 V to 3.6 V
 - 20 °C to + 85 °C
 10 years (+55 °C)
 48-pin plastic TSOP (1)






## **■ PIN ASSIGNMENTS**



## **■ PIN DESCRIPTIONS**

Pin name	Function
A0 to A16	Address In
I/O1 to I/O8	Data Input/Output
CE1	Chip Enable 1 in
CE2	Chip Enable 2 in
WE	Write Enable in
ŌĒ	Output Enable in
Vcc	Power Supply
GND	Ground
NC	No Connection

## **■ BLOCK DIAGRAM**



## **■ FUNCTION TRUTH TABLE**

Operation Mode	CE1	CE2	WE	OE	I/O <sub>1</sub> to I/O <sub>8</sub>	Supply Current	
	Н	Х	Х	Х		G: "	
Standby Pre-charge	Х	L	Х	Х	High-Z	Standby (IsB)	
	Х	Х	Н	Н		(135)	
Read	T L	H 	Н	L	Dout		
Read (Pseudo-SRAM, OE control*1)	L	Н	Н	¥	2001	Operation	
Write	T <sub>L</sub>	H 	L	Н	Din	(Icc)	
Write (Pseudo-SRAM, WE control*2)	L	Н	¥	Н			

 $L = V_{\text{IL}}, \, H = V_{\text{IH}}, \, X \, \, \text{can be either} \, \, V_{\text{IL}} \, \, \text{or} \, \, V_{\text{IH}}, \, High\text{-}Z = High \, Impedance$ 

 $\searrow$ : Latch address and latch data at falling edge,  $\searrow$ : Latch address and latch data at rising edge

\*1 :  $\overline{\text{OE}}$  control of the Pseudo-SRAM means the valid address at the falling edge of  $\overline{\text{OE}}$  to read.

\*2 :  $\overline{\text{WE}}$  control of the Pseudo-SRAM means the valid address and data at the falling edge of  $\overline{\text{WE}}$  to write.

#### ■ ABSOLUTE MAXIMUM RATINGS

Dovometer	Symbol	Rat	Unit	
Parameter		Min	Max	Offic
Supply Voltage*	Vcc	- 0.5	+ 4.0	V
Input Voltage*	VIN	- 0.5	Vcc + 0.5	V
Output Voltage*	Vоит	- 0.5	Vcc + 0.5	V
Ambient Operating Temperature	TA	- 20	+ 85	°C
Storage Temperature	Tstg	<b>- 40</b>	+ 125	°C

<sup>\*:</sup> All voltages are referenced to GND.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### **■ RECOMMENDED OPERATING CONDITIONS**

Downston	Symbol		Heit			
Parameter	Symbol	Min	Тур	Max	Unit	
Supply Voltage*	Vcc	3.0	3.3	3.6	V	
Input Voltage (high)*	VIH	Vcc×0.8	_	Vcc + 0.5	V	
Input Voltage (low)*	VıL	- 0.5	_	+ 0.8	V	
Operating Temperature	TA	- 20	_	+ 85	°C	

<sup>\*:</sup> All voltages are referenced to GND.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## **■ ELECTRICAL CHARACTERISTICS**

## 1. DC CHARACTERISTICS

(within recommended operating conditions)

Parameter	Symbol	Symbol Test Condition		Value		
Farameter	Syllibol	rest Condition	Min	Тур	Max	Unit
Input Leakage Current	IIul	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	_	_	10	μΑ
Output Leakage Current	l <b>l</b> Lol	$V_{OUT} = 0 \text{ V to } V_{CC},$ $\overline{CE}1 = V_{IH} \text{ or } \overline{OE} = V_{IH}$	_	_	10	μΑ
Operating Power Supply Current	Icc	$\overline{\text{CE}}$ 1 = 0.2 V, CE2 = Vcc-0.2 V, $I_{\text{out}}$ = 0 mA*1	_	10	15	mA
		CE1 ≥ Vcc-0.2 V				
Standby Current	lsв	CE2 ≤ 0.2 V*2	_	10	50	μΑ
		$\overline{OE} \ge V_{CC}-0.2 \text{ V}, \ \overline{WE} \ge V_{CC}-0.2 \text{ V}^{*2}$				
Output Voltage (high)	Vон	lон = −2.0 mA	$V$ cc $\times$ 0.8			V
Output Voltage (low)	Vol	lo <sub>L</sub> = 2.0 mA		_	0.4	V

 $<sup>^{*}1</sup>$ : During the measurement of Icc, the Address, Data In were taken to only change once per active cycle.  $I_{out}$ : output current

<sup>\*2 :</sup> All pins other than setting pins should be input at the CMOS level voltages such as H  $\geq$  Vcc - 0.2 V, L  $\leq$  0.2 V.

## 2. AC CHARACTERISTICS

#### • AC TEST CONDITIONS

Supply Voltage : 3.0 V to 3.6 V
Operating Temperature : -20 °C to +85 °C
Input Voltage Amplitude : 0.3 V to 2.7 V

Input Rising Time : 5 ns Input Falling Time : 5 ns

Input Evaluation Level : 2.0 V / 0.8 V
Output Evaluation Level : 2.0 V / 0.8 V
Output Impedance : 50 pF

## (1) Read Operation

(within recommended operating conditions)

Parameter	Symbol	Va	lue	Unit
Faranietei	Symbol	Min	Max	Offic
Read Cycle Time	trc	150		ns
CE1 Active Time	t <sub>CA1</sub>	120		ns
CE2 Active Time	t <sub>CA2</sub>	120		ns
OE Active Time	<b>t</b> RP	120		ns
Pre-charge Time	<b>t</b> PC	20		ns
Address Setup Time	tas	0		ns
Address Hold Time	tан	50		ns
OE Setup Time	tes	0		ns
Output Hold Time	tон	0		ns
Output Set Time	tız	30	_	ns
CE1 Access Time	t <sub>CE1</sub>		100	ns
CE2 Access Time	t <sub>CE2</sub>		100	ns
OE Access Time	<b>t</b> oE		100	ns
Output Floating Time	<b>t</b> onz	_	20	ns

## (2) Write Operation

(within recommended operating conditions)

Parameter	Symbol	Va	lue	Unit
raiametei	Symbol	Min	Max	Oilit
Write Cycle Time	twc	150	_	ns
CE1 Active Time	t <sub>CA1</sub>	120		ns
CE2 Active Time	t <sub>CA2</sub>	120		ns
Pre-charge Time	<b>t</b> PC	20		ns
Address Setup Time	tas	0		ns
Address Hold Time	tан	50		ns
Write Pulse Width	twp	120		ns
Data Setup Time	tos	0		ns
Data Hold Time	tон	50	<del>_</del>	ns
Write Setup Time	tws	0	_	ns

# (3) Power ON/OFF Sequence

(within recommended operating conditions)

Parameter	Sym-		Value		Unit
Farameter	bol	Min	Тур	Max	Ollit
CE1 level hold time for Power OFF	<b>t</b> pd	85	_	_	ns
CE1 level hold time for Power ON	<b>t</b> pu	85		_	ns


# 3. Pin Capacitance

(f = 1 MHz,  $T_A = +25$  °C)


Parameter	lavamatar Cumbal			Unit		
Farameter	Symbol	Test Condition	Min	Тур	Max	Oilit
Input Capacitance	Cin	V <sub>IN</sub> = GND	_	_	10	pF
Output Capacitance	Соит	Vout = GND	_	_	10	pF

## **■ TIMING DIAGRAMS**


## 1. Read Cycle Timing (CE1, CE2 Control)




# 2. Read Cycle Timing (OE Control)




3. Write Cycle Timing (CE1, CE2 Control)



4. Write Cycle Timing (WE Control)



# **■ POWER ON/OFF SEQUENCE**




## **■ NOTES ON USE**


Data that is written prior to IR reflow is not guaranteed to be retained after IR reflow.

## **■ ORDERING INFOMATION**

Part number	Package
MB85R1001PFTN-GE1	48-pin plastic TSOP(1) (FPT-48P-M25)

## **■ PACKAGE DIMENSIONS**





# **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China
Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/tw

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Strategic Business Development Dept.