

## **General Description**

The DS4125, DS4155, DS4156, DS4160, DS4311, DS4312, DS4622, and DS4776 ceramic surface-mount crystal oscillators are part of Maxim's DS4-XO series crystal oscillators family. These devices offer output frequencies at 125MHz, 155.52MHz, 156.25MHz, 160MHz, 311.04MHz, 312.5MHz, 622.08MHz, and 77.76MHz. The clock oscillators are suited for systems with tight tolerances because of the jitter, phase noise, and stability performance. The small package provides a format made for applications where PCB space is critical.

These clock oscillators are crystal based and use a fundamental crystal with PLL technology to provide the final output frequencies. Each device is offered with LVDS or LVPECL output types. The output enable pin is active-high logic.

These clock oscillators have very low phase jitter and phase noise. Typical phase jitter is < 0.6ps<sub>RMS</sub> from 12kHz to 20MHz. The devices are designed to operate with a 3.3V ±5% supply voltage, and are available in a 5.0mm x 3.2mm x 1.49mm, 10-pin LCCC surface-mount ceramic package.

### Applications

Infiniband
BPON/GPON

Ethernet

10GbE

MIXIN

SONET/SDH

Pin Configuration and Selector Guide appear at end of data sheet.

#### O Spenus from 12kHz to 20MHz litter

- ♦ < 0.6ps<sub>RMS</sub> from 12kHz to 20MHz Jitter
- ◆ LVDS or LVPECL Output Types
- ♦ 3.3V Operating Voltage
- ♦ 5.0mm x 3.2mm x 1.49mm, 10-Pin LCCC Ceramic Package
- ♦ -40°C to +85°C Operating Temperature Range
- **♦ Lead Free/RoHS Compliant**


## **Ordering Information**

**Features** 

PART	TEMP RANGE	PIN-PACKAGE
DS4125D+	-40°C to +85°C	10 LCCC
DS4125P+	-40°C to +85°C	10 LCCC
<b>DS4155</b> D+	-40°C to +85°C	10 LCCC
DS4155P+	-40°C to +85°C	10 LCCC
<b>DS4156</b> D+	-40°C to +85°C	10 LCCC
DS4156P+	-40°C to +85°C	10 LCCC
<b>DS4160</b> D+	-40°C to +85°C	10 LCCC
DS4160P+	-40°C to +85°C	10 LCCC
DS4311D+	-40°C to +85°C	10 LCCC
DS4311P+	-40°C to +85°C	10 LCCC
DS4312D+	-40°C to +85°C	10 LCCC
DS4312P+	-40°C to +85°C	10 LCCC
<b>DS4622</b> D+	-40°C to +85°C	10 LCCC
DS4622P+	-40°C to +85°C	10 LCCC
<b>DS4776</b> D+	-40°C to +85°C	10 LCCC
DS4776P+	-40°C to +85°C	10 LCCC

<sup>+</sup>Denotes a lead-free package. The lead finish is JESD97 category e4 (Au over Ni) and is compatible with both lead-based and lead-free soldering processes.

## Typical Operating Circuits



#### **ABSOLUTE MAXIMUM RATINGS**

Power-Supply Voltage (V <sub>CC</sub> )0.3V, +4V Operating Temperature Range40°C to +85°C	Storage Temperature Range55°C to +85°C Soldering Temperature Profile
Junction Temperature+150°C	(3 passes max of reflow)See IPC/JEDEC J-STD-020
	Specification

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 3.135V to 3.465V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	Vcc	(Note 1)	3.135	3.3	3.465	V
	ICC_D	LVDS, output loaded or unloaded		50	70	
Operating Current	ICC_PU	LVPECL, output unloaded		45	65	mA
	ICC_PI	LVPECL, output load $50\Omega$ at V <sub>CC</sub> - 2.0V		70	95	
Output Frequency	fout			fNOM		MHz
Oscillator Startup Time	tstartup	(Note 2)			50	ms
Frequency Stability	$\Delta$ f $_{TOTAL}$	Over temperature range, aging, load, supply, and initial tolerance (Note 3)	-50	f <sub>NOM</sub>	+50	ppm
Frequency Stability Over Temperature with Initial Tolerance	$\Delta$ f $_{TEMP}$	V <sub>CC</sub> = 3.3V	-35		+35	ppm
Initial Tolerance	$\Delta$ finitial	V <sub>CC</sub> = 3.3V, T <sub>A</sub> = +25°C		±20		ppm
Frequency Change Due to ΔV <sub>CC</sub>	$\Delta$ f $VCC$	V <sub>CC</sub> = 3.3V ±5%	-3		+3	ppm/V
Frequency Change Due to Load Variation	$\Delta f_{LOAD}$	±10% variation in termination resistance		±1		ppm
Aging (15 Years)	$\Delta$ faging		-7		+7	ppm
		Integrated phase RMS; 12kHz to 5MHz, V <sub>CC</sub> = 3.3V, T <sub>A</sub> = +25°C		< 0.5		
Jitter	JRMS	Integrated phase RMS; 12kHz to 20MHz, V <sub>CC</sub> = 3.3V, T <sub>A</sub> = +25°C		< 0.6		ps
		Integrated phase RMS; 12kHz to 80MHz, V <sub>CC</sub> = 3.3V, T <sub>A</sub> = +25°C		< 1.0		
Input-Voltage High (OE)	VIH	(Note 1)	0.7 x V <sub>CC</sub>		Vcc	V
Input-Voltage Low (OE)	VIL	(Note 1)	0		0.3 x V <sub>CC</sub>	V
Input Leakage (OE)	I <sub>LEAK</sub>	GND ≤ OE ≤ V <sub>CC</sub>	-50		+5.0	μΑ

## **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>CC</sub> = 3.135V to 3.465V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LVDS						•
Output High Voltage	Vohlvdso	100Ω differential load (Note 1)			1.475	V
Output Low Voltage	Vollvdso	100Ω differential load (Note 1)	0.925			V
Differential Output Voltage	Vodlvdso	100Ω differential load	250		425	mV
Output Common-Mode Voltage Variation	VLVDSOCOM	100Ω differential load			150	mV
Change in Differential Magnitude or Complementary Inputs	Δ V <sub>ODL</sub> VDSO	100Ω differential load			25	mV
Offset Output Voltage	Vofflydso	100Ω differential load (Note 1)	1.125		1.275	V
Differential Output Impedance	Rolvdso		80		140	Ω
Output Current	Lvsslvdso	OUTN or OUTP shorted to ground and measure the current in the shorting path			40	mA
	LLVDSO	OUTN or OUTP shorted together		6.5		
Output Rise Time (Differential)	trlvdso	20% to 80%		175		ps
Output Fall Time (Differential)	t <sub>FLVDSO</sub>	80% to 20%		175		ps
Duty Cycle	DCYCLE_LVDS		45		55	%
Propagation Delay from OE Going LOW to Logical 1 at OUTP	tPA1				200	ns
Propagation Delay from OE Going HIGH to Output Active	t <sub>P1A</sub>				200	ns
LVPECL						
Output High Voltage	VOH	Output connected to $50\Omega$ at PECL_BIAS at V <sub>CC</sub> - 2.0V	V <sub>CC</sub> - 1.085		V <sub>CC</sub> - 0.88	V
Output Low Voltage	V <sub>OL</sub>	Output connected to $50\Omega$ at PECL_BIAS at V <sub>CC</sub> - 2.0V	V <sub>CC</sub> - 1.825		V <sub>CC</sub> - 1.62	V
Differential Voltage	VDIFF_PECL	Output connected to $50\Omega$ at PECL_BIAS at $V_{CC}$ - 2.0V	0.595	0.710		V
Rise Time	tr-PECL			200		ps
Fall Time	t <sub>F-PECL</sub>			200		ps
Duty Cycle	DCYCLE_PECL		45		55	%
Propagation Delay from OE Going LOW to Output High Impedance	tpaz				200	ns
Propagation Delay from OE Going HIGH to Output Active	tpza				200	ns

**Note 1:** All voltages referenced to ground.

Note 2: AC parameters are guaranteed by design and not production tested.

Note 3: Frequency stability is calculated as:  $\Delta f_{TOTAL} + \Delta f_{INITIAL} + \Delta f_{TEMP} + (\Delta f_{VCC} \times 0.165) + \Delta f_{LOAD} + \Delta f_{AGING}$ .

## SINGLE-SIDEBAND PHASE NOISE AT f0 = fNOM

f <sub>M</sub> =	SINGLE-SIDEBAND PHASE NOISE AT f <sub>0</sub> = f <sub>NOM</sub> (dBc/Hz)							
- Мі –	77.76MHz	125.00MHz	155.52MHz	156.25MHz	160.00MHz	311.04MHz	312.5MHz	622.08MHz
10Hz	-60	-70	-70	-70	-70	-65	-65	-60
100Hz	-95	-100	-100	-100	-100	-95	-95	-90
1kHz	-122	-120	-120	-120	-120	-113	-113	-107
10kHz	-126	-120	-120	-120	-120	-113	-113	-107
100kHz	-131	-125	-125	-125	-125	-118	-118	-113
1MHz	-143	-142	-142	-142	-142	-137	-137	-131
10MHz	-149	-149	-149	-149	-149	-149	-149	-147
20MHz	-153	-153	-153	-153	-153	-153	-153	-150

## Pin Description

PIN	NAME	FUNCTION		
1	OE	Active-High Output Enable. Has an internal pullup 100kΩ resistor.		
2, 7–10	N.C.	No Connection. Must be floated.		
3	GND	round		
4	OUTP	Positive Output for LVPECL or LVDS		
5	OUTN	egative Output for LVPECL or LVDS		
6	Vcc	Supply Voltage		
_	EP	Exposed Paddle. The exposed pad must be used for thermal relief. This pad can be connected to ground.		




Figure 1. Functional Diagram

## **Detailed Description**

The devices consist of a fundamental-mode, AT-cut crystal and a synthesizer IC that can synthesize any one of these frequencies: 77.76MHz, 125MHz, 155.52MHz, 156.25MHz, 160MHz, 311.04MHz, 312.5MHz, and 622.08MHz.

All devices support two types of differential output drivers: LVDS and LVPECL. When the OE signal is low,

LVPECL outputs go to the PECL\_BIAS level of  $V_{\rm CC}$  - 2.0V, while the LVDS outputs are a logical one. See Figures 2 and 3 for an LVDS and LVPECL output timing diagram.

#### **Additional Information**

For more available frequencies, refer to the DS4106 data sheet at <a href="https://www.maxim-ic.com/DS4106">www.maxim-ic.com/DS4106</a>.




Figure 2. LVDS Output Timing Diagram When OE Is Enabled and Disabled





Figure 3. LVPECL Output Timing Diagram When OE Is Enabled and Disabled

#### **Selector Guide**

PART	FREQUENCY (NOM) (MHz)	FREQUENCY STABILITY (ppm)	OUTPUT TYPE	TOP MARK
<b>DS4125</b> D+	125.00	±50	LVDS	25D
DS4125P+	125.00	±50	LVPECL	25P
<b>DS4155</b> D+	155.52	±50	LVDS	55D
DS4155P+	155.52	±50	LVPECL	55P
<b>DS4156</b> D+	156.25	±50	LVDS	56D
DS4156P+	156.25	±50	LVPECL	56P
<b>DS4160</b> D+	160.00	±50	LVDS	60D
DS4160P+	160.00	±50	LVPECL	60P
<b>DS4311</b> D+	311.04	±50	LVDS	31D
DS4311P+	311.04	±50	LVPECL	31P
DS4312D+	312.50	±50	LVDS	32D
DS4312P+	312.50	±50	LVPECL	32P
DS4622D+	622.08	±50	LVDS	62D
DS4622P+	622.08	±50	LVPECL	62P
<b>DS4776</b> D+	77.76	±50	LVDS	76D
DS4776P+	77.76	±50	LVPECL	76P

<sup>+</sup>Denotes a lead-free package. The lead finish is JESD97 category e4 (Au over Ni) and is compatible with both lead-based and lead-free soldering processes.

## **Pin Configuration**



## Chip Information

SUBSTRATE CONNECTED TO GROUND PROCESS: Bipolar SiGe

#### Thermal Information

THETA-JA (°C/W)	
90	

#### **Package Information**

(For the latest package outline information go to <a href="https://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)

PACKAGE TYPE	DOCUMENT NO.
10 LCCC	56-G5032-002

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

6 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600