



# **ADS1286**

# 12-Bit Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER

## **FEATURES**

- SERIAL INTERFACE
- GUARANTEED NO MISSING CODES
- 20kHz SAMPLING RATE
- LOW SUPPLY CURRENT: 250µA


## **APPLICATIONS**

- REMOTE DATA ACQUISITION
- ISOLATED DATA ACQUISITION
- TRANSDUCER INTERFACE
- BATTERY OPERATED SYSTEMS

## **DESCRIPTION**

The ADS1286 is a 12-bit, 20kHz analog-to-digital converter with a differential input and sample and hold amplifier and consumes only 250µA of supply current. The ADS1286 offers an SPI and SSI compatible serial interface for communications over a two or three wire interface. The combination of a serial two wire interface and micropower consumption makes the ADS1286 ideal for remote applications and for those requiring isolation.

The ADS1286 is available in a 8-pin plastic mini DIP and a 8-lead SOIC.





# **SPECIFICATIONS**

At  $T_A = T_{MIN}$  to  $T_{MAX}$ , +V<sub>CC</sub> = +5V, V<sub>REF</sub> = +5V, f<sub>SAMPLE</sub> = 12.5kHz, , f<sub>CLK</sub> = 16 • f<sub>SAMPLE</sub>, unless otherwise specified.

		ADS1286, ADS1286A ADS1286K, ADS1286B		ADS1286C, ADS1286L							
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ANALOG INPUT											
Full-Scale Input Range	+ln – (–ln)	0		V <sub>REF</sub>	*		*	*		*	V
Absolute Input Voltage	+ln	-0.2		V <sub>CC</sub> +0.2	*		*	*		*	V
/ woodate input to hage	-In	-0.2		+0.2	*		*	*		*	v
Capacitance	"	0.2	25		•	*		•	*		pF
Leakage Current			±1			*			*		μΑ
SYSTEM PERFORMANCE											
Resolution			12			*			*		Bits
No Missing Codes		12			*			*			Bits
Integral Linearity			±1	±2	•	*	*	•	±0.5	±1	LSB
Differential Linearity			±0.5	±1.0		*	±0.75		±0.25	±0.75	LSB
Offset Error			0.75	±3		*	*		*	*	LSB
Gain Error			±2	±8		*	*		*	*	LSB
Noise			50			*			*	,	μVrms
Power Supply Rejection			82			*			*		dΒ
SAMPLING DYNAMICS									,		
Conversion Time				12			*			*	Clk Cycles
Acquisition Time		1.5		12	*		~	*		~	Clk Cycles
•		1.5	500		*	*		*	*		kHz
Small Signal Bandwidth			300			*			*		KIIZ
DYNAMIC CHARACTERISTICS											
Total Harmonic Distortion	$V_{IN} = 5.0Vp-p$ at 1kHz		-85			*			*		dB
	$V_{IN} = 5.0Vp-p$ at $5kHz$		-83			*			*		dB
SINAD	$V_{IN} = 5.0Vp-p$ at 1kHz		72			*			*		dB
Spurious Free Dynamic Range	$V_{IN} = 5.0Vp-p$ at 1kHz		90			*			*		dB
REFERENCE INPUT											
REF Input Range		1.25	2.5	V <sub>CC</sub> +0.05V	*	*	*	*	*	*	V
Input Resistance	$\overline{CS} = V_{CC}$		5000			*			*		$M\Omega$
	$\overline{CS} = \overline{GND}, f_{CLK} = 0Hz$		5000			*			*		$M\Omega$
Current Drain	$\overline{CS} = V_{CC}$		0.01	2.5		*	*		*	*	μΑ
	t <sub>CYC</sub> ≥ 640μs, f <sub>CLK</sub> ≤ 25kHz		2.4	20		*	*		*	*	μΑ
	$t_{CYC} = 80\mu s$ , $f_{CLK} = 200kHz$		2.4	20		*	*		*	*	μΑ
DIGITAL INPUT/OUTPUT											
Logic Family			CMOS			*			*		
Logic Levels:											
V <sub>IH</sub>	$I_{IH} = +5\mu A$	3		+V <sub>cc</sub>	*		*	*		*	V
$V_{IL}$	$I_{IL} = +5\mu A$	0.0		0.8	*		*	*		*	V
V <sub>OH</sub>	I <sub>OH</sub> = 250μA	3		+V <sub>cc</sub>	*		*	*		*	V
V <sub>OL</sub>	$I_{OL} = 250 \mu A$	0.0		0.4	*		*	*		*	V
Data Format		St	raight Bin	ary		*			*		
POWER SUPPLY REQUIREMEN	NTS										
Power Supply Voltage	1										
V <sub>CC</sub>		+4.50	5	5.25	*	*	*	*	*	*	V
Quiescent Current, V <sub>ANA</sub>	t <sub>CYC</sub> ≥ 640μS, f <sub>CLK</sub> ≤ 25kHz		200	400		*	*		*	*	μΑ
	$t_{CYC} = 90\mu S$ , $f_{CLK} = 200kHz$		250	500		*	*		*	*	μA
Power Down	CS = V <sub>CC</sub>			3			*			*	μΑ
TEMPERATURE RANGE											
Specified Performance	ADS1286, K, L	0		+70	*		*	*		*	°C
	ADS1286A, B, C	-40	I	+85	*	I	*	*	1	*	°C

<sup>\*</sup> Specifications same as grade to the left.

# **TIMING CHARACTERISTICS**

 $f_{CLK} = 200kHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ .


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>SMPL</sub>	Analog Input Sample Time	See Operating Sequence	1.5		2.0	Clk Cycles
t <sub>SMPL (MAX)</sub>	Maximum Sampling Frequency	ADS1286			20	kHz
t <sub>CONV</sub>	Conversion Time	See Operating Sequence		12		Clk Cycles
t <sub>dDO</sub>	Delay TIme, DCLOCK↓ to D <sub>OUT</sub> Data Valid	See Test Circuits		85	150	ns
t <sub>dis</sub>	Delay TIme, CS↑ to D <sub>OUT</sub> Hi-Z	See Test Circuits		25	50	ns
t <sub>en</sub>	Delay Tlme, DCLOCK↓ to D <sub>OUT</sub> Enable	See Test Circuits		50	100	ns
t <sub>hDO</sub>	Output Data Remains Valid After DCLOCK↓	$C_{LOAD} = 100pF$	15	30		ns
t <sub>f</sub>	D <sub>OUT</sub> Fall Time	See Test Circuits		70	100	ns
t <sub>r</sub>	D <sub>OUT</sub> Rise Time	See Test Circuits		60	100	ns
t <sub>CSD</sub>	Delay Time, CS↓ to DCLOCK↓	See Operating Sequence			0	ns
t <sub>SUCS</sub>	Delay Time, CS↓ to DCLOCK↑	See Operating Sequence	30			ns

#### **ABSOLUTE MAXIMUM RATINGS(1)**

+V <sub>CC</sub>	+6V
Analog Input	0.3V to (+V <sub>CC</sub> + 300mV)
Logic Input	0.3V to (+V <sub>CC</sub> + 300mV)
Case Temperature	+100°C
Junction Temperature	+150°C
Storage Temperature	+125°C
External Reference Voltage	+5.5V

NOTE: (1) Stresses above these ratings may permanently damage the device.

#### **PIN CONFIGURATION**



# ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

### **PIN ASSIGNMENTS**

PIN	NAME	DESCRIPTION
1	$V_{REF}$	Reference Input.
2	+In	Non Inverting Input.
3	–In	Inverting Input. Connect to ground or remote ground sense point.
4	GND	Ground.
5	CS/SHDN	Chip Select when low, Shutdown Mode when high.
6	D <sub>OUT</sub>	The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of $\overline{\text{CS}}$ enables the serial output. After one null bit the data is valid for the next 12 edges.
7	DCLOCK	Data Clock synchronizes the serial data transfer and determines conversion speed.
8	+V <sub>CC</sub>	Power Supply.


## PACKAGE/ORDERING INFORMATION


PRODUCT	INTEGRAL LINEARITY	TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
ADS1286P	±2	0°C to +70°C	Plastic DIP	006
ADS1286PK	±2	0°C to +70°C	Plastic DIP	006
ADS1286PL	±1	0°C to +70°C	Plastic DIP	006
ADS1286U	±2	0°C to +70°C	SOIC	182
ADS1286UK	±2	0°C to +70°C	SOIC	182
ADS1286UL	±1	0°C to +70°C	SOIC	182
ADS1286PA	±2	–40°C to +85°C	Plastic DIP	006
ADS1286PB	±2	-40°C to +85°C	Plastic DIP	006
ADS1286PC	±1	–40°C to +85°C	Plastic DIP	006
ADS1286UA	±2	–40°C to +85°C	SOIC	182
ADS1286UB	±2	–40°C to +85°C	SOIC	182
ADS1286UC	±1	–40°C to +85°C	SOIC	182


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


## **TYPICAL PERFORMANCE CURVES**



















# TYPICAL PERFORMANCE CURVES (CONT)



















# TYPICAL PERFORMANCE CURVES (CONT)


















# **TYPICAL PERFORMANCE CURVES (CONT)**







### **TIMING DIAGRAMS AND TEST CIRCUITS**






FIGURE 1. ADS1286 Operating Sequence.

## **SERIAL INTERFACE**

The ADS1286 communicates with microprocessors and other external digital systems via a synchronous 3-wire serial interface. DCLOCK synchronizes the data transfer with each bit being transmitted on the falling DCLOCK edge and captured on the rising DCLOCK edge in the receiving system. A falling  $\overline{\text{CS}}$  initiates data transfer as shown in Figure 1. After  $\overline{\text{CS}}$  falls, the second DCLOCK pulse enables  $D_{\text{OUT}}$ . After one null bit, the A/D conversion result is output on the  $D_{\text{OUT}}$  line. Bringing  $\overline{\text{CS}}$  high resets the ADS1286 for the next data exchange.

## MICROPOWER OPERATION

With typical operating currents of  $250\mu A$  and automatic shutdown between conversions, the ADS1286 achieves extremely low power consumption over a wide range of sample rates (see Figure 2). The auto-shutdown allows the supply current to drop with sample rate.

#### **SHUTDOWN**

The ADS1286 is equipped with automatic shutdown features. The device draws power when the  $\overline{\text{CS}}$  pin is LOW and shuts down completely when the pin is HIGH. The bias circuit and comparator powers down and the reference input becomes high impedance at the end of each conversion

leaving the DCLOCK running to clock out the LSB first data or zeroes. If the  $\overline{CS}$  input is not running rail-to-rail, the input logic buffer will draw current. This current may be large compared to the typical supply current. To obtain the lowest supply current, bring the  $\overline{CS}$  pin to ground when it is low and to supply voltage when it is high.




FIGURE 2. Automatic Power Shutdown Between Conversions Allows Power Consumption to Drop with Sample Rate.

#### MINIMIZING POWER DISSIPATION

In systems that have significant time between conversions, the lowest power drain will occur with the minimum  $\overline{CS}$  LOW time. Bringing  $\overline{CS}$  LOW, transferring data as quickly as possible, and then bringing it back HIGH will result in the lowest current drain. This minimizes the amount of time the device draws power. After a conversion the A/D automatically shuts down even if  $\overline{CS}$  is held LOW. If the clock is left running to clock out LSB-data or zero, the logic will draw a small amount of current (see Figure 3).




FIGURE 3. Shutdown Current with  $\overline{CS}$  HIGH is Lower than with  $\overline{CS}$  LOW.

## RC INPUT FILTERING

It is possible to filter the inputs with an RC network as shown in Figure 4. For large values of  $C_{FILTER}$  (e.g.,  $1\mu F$ ), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately  $I_{DC}=20 pF \ x \ V_{IN}/t_{CYC}$  and is roughly proportional to  $V_{IN}.$  When running at the minimum cycle time of 64 $\mu$ s, the input current equals  $1.56\mu A$  at  $V_{IN}=5V.$  In this case, a filter resistor of  $75\Omega$  will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time.




FIGURE 4. RC Input Filtering.

# REDUCED REFERENCE OPERATION

The effective resolution of the ADS1286 can be increased by reducing the input span of the converter. The ADS1286 exhibits good linearity and gain over a wide range of reference voltages (see Typical Performance Curves "Change in Linearity vs Reference Voltage" and "Change in Gain vs Reference Voltage"). However, care must be taken when operating at low values of  $V_{REF}$  because of the reduced LSB size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low  $V_{REF}$  values:

- 1. Offset
- 2. Noise

## OFFSET WITH REDUCED V

The offset of the ADS1286 has a larger effect on the output code. When the ADC is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Curve "Change in Offset vs Reference Voltage" shows how offset in LSBs is related to reference voltage for a typical value of  $V_{OS}$ . For example, a  $V_{OS}$  of 122 $\mu$ V which is 0.1 LSB with a 5V reference becomes 0.5LSB with a 1V reference and 2.5LSBs with a 0.2V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the negative input of the ADS1286.

## NOISE WITH REDUCED $V_{RFF}$

The total input referred noise of the ADS1286 can be reduced to approximately  $200\mu V$  peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced.

For operation with a 5V reference, the  $200\mu V$  noise is only 0.15LSB peak-to-peak. In this case, the ADS1286 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 2.5V reference this same  $200\mu V$  noise is 0.3LSB peak-to-peak. If the reference is further reduced to 1V, the  $200\mu V$  noise becomes equal to 0.8LSBs and a stable code may be difficult to achieve. In this case averaging multiple readings may be necessary.




FIGURE 5. Thermocouple Application Using a MUX to Scale the Input Range of the ADS1286.




FIGURE 6. ADS1286 with RTD Sensor.





8-Aug-2006

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3</sup>
ADS1286P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286PB	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286PBG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286PC	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286PG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286PK	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286PL	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
ADS1286U	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286U/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UA	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UAG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UB	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UBG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UC	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 H
ADS1286UCG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 H
ADS1286UG4	ACTIVE	SOIC	D	8	100	TBD	Call TI	Call TI
ADS1286UK	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UKG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UL	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286UL/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
ADS1286ULG4	ACTIVE	SOIC	D	8	100	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA



### PACKAGE OPTION ADDENDUM

8-Aug-2006

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265