

12-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter

AD9626

FEATURES

SNR = 64.8 dBFS @ f_{IN} up to 70 MHz @ 250 MSPS ENOB of 10.5 @ f_{IN} up to 70 MHz @ 250 MSPS (-1.0 dBFS) SFDR = 80 dBc @ f_{IN} up to 70 MHz @ 250 MSPS (-1.0 dBFS) WWW.DZSC.COM **Excellent linearity**

 $DNL = \pm 0.3 LSB typical$ $INL = \pm 0.7 LSB typical$

CMOS outputs

Single data port at up to 250 MHz Interleaved dual port @ 1/2 sample rate up to 125 MHz 700 MHz full power analog bandwidth On-chip reference, no external decoupling required Integrated input buffer and track-and-hold Low power dissipation 272 mW @ 170 MSPS 364 mW @ 250 MSPS

Programmable input voltage range 1.0 V to 1.5 V, 1.25 V nominal 1.8 V analog and digital supply operation Selectable output data format (offset binary, twos complement, Gray code) Clock duty cycle stabilizer Integrated data capture clock

GENERAL DESCRIPTION

The AD9626 is a 12-bit monolithic sampling analog-to-digital converter optimized for high performance, low power, and ease of use. The product operates at up to a 250 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems. All necessary functions, including a track-and-hold (T/H) and voltage reference, are included on the chip to provide a complete signal conversion solution.


The ADC requires a 1.8 V analog voltage supply and a differential clock for full performance operation. The digital outputs are CMOS compatible and support either twos complement, offset binary format, or Gray code. A data clock output is available for proper output data timing.

Fabricated on an advanced CMOS process, the AD9626 is available in a 56-lead LFCSP, specified over the industrial temperature range (-40°C to +85°C).

APPLICATIONS

Wireless and wired broadband communications Cable reverse path **Communications test equipment** Radar and satellite subsystems **Power amplifier linearization**

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- High Performance—Maintains 64.9 dBFS SNR @ 250 MSPS with a 70 MHz input.
- Low Power—Consumes only 364 mW @ 250 MSPS.
- Ease of Use—CMOS output data and output clock signal allow interface to current FPGA technology. The on-chip reference and sample-and-hold provide flexibility in system design. Use of a single 1.8 V supply simplifies system power supply design.
- Serial Port Control—Standard serial port interface supports various product functions, such as data formatting, clock duty cycle stabilizer, power-down, gain adjust, and output test pattern generation.
- Pin-Compatible Family—10-bit pin-compatible family offered as the AD9601.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
DC Specifications	3
AC Specifications	4
Digital Specifications	5
Switching Specifications	6
Timing Diagrams	7
Absolute Maximum Ratings	8
Thermal Resistance	8
ESD Caution	8
Pin Configurations and Function Descriptions	9
Equivalent Circuits	11
Typical Performance Characteristics	12
Theory of Operation	18
Analog Input and Voltage Reference	18

Clock input Considerations
Power Dissipation and Power-Down Mode
Digital Outputs
Timing—Single Port Mode21
Timing—Interleaved Mode21
Layout Considerations
Power and Ground Recommendations
CML
RBIAS22
AD9626 Configuration Using the SPI22
Hardware Interface
Configuration Without the SPI
Memory Map
Reading the Memory Map Table25
Reserved Locations
Default Values
Logic Levels
Evaluation Board
Outline Dimensions
Ordering Guide

REVISION HISTORY

11/07—Revision 0: Initial Version

SPECIFICATIONS

DC SPECIFICATIONS

 $AVDD = 1.8 \text{ V}, DRVDD = 1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single port output mode}, DCS enabled, T_{MAX} = +85 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}$ unless otherwise noted.

Table 1.

			AD9626-1	70		AD9626-2	210		AD9626-2	250	
Parameter ¹	Temp	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
RESOLUTION			12			12			12		Bits
ACCURACY											
No Missing Codes	Full		Guarante	ed		Guarante	ed		Guarante	ed	
Offset Error	25°C		4.0			4.0			4.0		mV
	Full	-12		+12	-12		+12	-12		+12	mV
Gain Error	25°C		1.4			1.4			1.4		% FS
	Full	-2.1		+4.5	-2.1		+4.5	-2.1		+4.5	% FS
Differential Nonlinearity (DNL)	25°C		0.3			0.3			0.3		LSB
	Full	-0.6		+0.6	-0.6		+0.6	-0.6		+0.6	LSB
Integral Nonlinearity (INL)	25°C		0.7			0.6			0.7		LSB
	Full	-1.4		+1.4	-1.1		+1.1	-1.7		+1.7	LSB
TEMPERATURE DRIFT											
Offset Error	Full		±8			±8			±8		μV/°C
Gain Error	Full		0.021			0.021			0.021		%/°C
ANALOG INPUTS (VIN+, VIN-)											
Differential Input Voltage Range ²	Full	0.98	1.25	1.5	0.98	1.25	1.5	0.98	1.25	1.5	V p-p
Input Common-Mode Voltage	Full		1.4			1.4			1.4		V
Input Resistance (Differential)	Full		4.3			4.3			4.3		kΩ
Input Capacitance	25°C		2			2			2		рF
POWER SUPPLY											
AVDD	Full	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
DRVDD	Full	1.58	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
Supply Currents											
I _{AVDD} ³	Full		134	143		151	161		178	191	mA
I _{DRVDD} ³ /Single Port Mode ⁴	Full		17	18.5		21	22		24	25.5	mA
I _{DRVDD} ³ /Interleaved Mode ⁵	Full		15			18			20		mA
Power Dissipation ³	Full										mW
Single Port Mode⁴	Full		272	291		310	330		364	390	mW
Interleaved Mode⁵	Full		268			304			357		mW
Power-Down Mode Supply Currents											
l _{AVDD}	Full		40			40			40		μΑ
I _{DRVDD}	Full		170			170	22		170		μA
Standby Mode Supply Currents											'
I _{AVDD}	Full		19			19			19		mA
IDRVDD	Full		170			170	22		170		μΑ

¹ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed.

² The input range is programmable through the SPI, and the range specified reflects the nominal values of each setting. See the Memory Map section.

 $^{^3}$ l_{AVDD} and l_{DRVDD} are measured with a -1 dBFS, 10.3 MHz sine input at rated sample rate. 4 Single data rate mode; this is the default mode of the AD9626.

⁵ Interleaved mode; user-programmable feature. See the Memory Map section.

AC SPECIFICATIONS

 $AVDD = 1.8 \text{ V}, DRVDD = 1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, DRVDD = 1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, T_{MAX} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.8 \text{ V}, T_{MIN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode}, DCS = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, single Port Output mode},$ enabled, unless otherwise noted.1

Table 2.

		А	D9626-	170	Α	D9626-2	210	A	D9626-2	250	
Parameter ²	Temp	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SNR											
$f_{IN} = 10 MHz$	25°C		64.5			64.4			64.0		dB
	Full			63.6			63.0				dB
$f_{IN} = 70 \text{ MHz}$	25°C		64.4			64.2			63.8		dB
	Full			63.0			62.3				dB
SINAD											
$f_{IN} = 10 MHz$	25°C		64.5			64.4			64.0		dB
	Full			63.5			62.8				dB
$f_{IN} = 70 \text{ MHz}$	25°C		64.2			64.0			63.4		dB
	Full			62.6			62.0				dB
EFFECTIVE NUMBER OF BITS (ENOB)											
$f_{IN} = 10 \text{ MHz}$	25°C		10.6			10.6			10.5		Bits
$f_{IN} = 70 \text{ MHz}$	25°C		10.5			10.5			10.5		Bits
WORST HARMONIC (SECOND OR THIRD)											
$f_{IN} = 10 \text{ MHz}$	25°C		84			86			83		dBc
	Full			75			77			73	dBc
$f_{IN} = 70 \text{ MHz}$	25°C		79			79			80		dBc
	Full			71			73			71	dBc
WORST OTHER (SFDR EXCLUDING SECOND AND THIRD)											
$f_{IN} = 10 MHz$	25°C		92			90			84		dBc
	Full			85			79			76	dBc
$f_{IN} = 70 \text{ MHz}$	25°C		92			87			84		dBc
	Full			81			77			73	dBc
TWO-TONE IMD											
140.2 MHz/141.3 MHz @ -7 dBFS	25°C		80								dBFS
170.2 MHz/171.3 MHz @ -7 dBFS	25°C					83			83		dBc
ANALOG INPUT BANDWIDTH	25°C		700			700			700		MHz

¹ All ac specifications tested by driving CLK+ and CLK- differentially. ² See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation*, for a complete set of definitions and how these tests were completed.

DIGITAL SPECIFICATIONS

 $AVDD = 1.8 \text{ V}, DRVDD = 1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, DCS \text{ enabled, unless otherwise noted.}$

Table 3.

		ΑI	D9626-1	170	AD9626-210			Α			
Parameter ¹	Temp	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
CLOCK INPUTS											
Logic Compliance	Full	CMOS	S/LVDS/I	LVPECL	CMO:	S/LVDS/L	VPECL	CMO	S/LVDS/	LVPECL	
Internal Common-Mode Bias	Full		1.2			1.2			1.2		V
Differential Input Voltage	Full	0.2		6	0.2		6	0.2		6	V p-p
Input Voltage Range	Full	AVDD – 0.3		AVDD + 1.6	AVDD – 0.3		AVDD + 1.6	AVDD – 0.3		AVDD + 1.6	٧
Input Common-Mode Range	Full	1.1		AVDD	1.1		AVDD	1.1		AVDD	V
High Level Input Voltage (V _{IH})	Full	1.2		3.6	1.2		3.6	1.2		3.6	V
Low Level Input Voltage $(V_{\!\scriptscriptstyle L})$	Full	0		0.8	0		0.8	0		0.8	V
Input Resistance (Differential)	Full	16	20	24	16	20	24	16	20	24	kΩ
Input Capacitance	Full		4			4			4		pF
LOGIC INPUTS											
Logic 1 Voltage	Full	0.8 × AVDD			0.8 × AVDD			0.8 × AVDD			V
Logic 0 Voltage	Full			$0.2 \times AVDD$			$0.2 \times$ AVDD			0.2 × AVDD	V
Logic 1 Input Current (SDIO)	Full		0			0			0		μΑ
Logic 0 Input Current (SDIO)	Full		-60			-60			-60		μΑ
Logic 1 Input Current (SCLK, PDWN, CSB, RESET)	Full		55			55			50		μΑ
Logic 0 Input Current (SCLK, PDWN, CSB, RESET)	Full		0			0			0		μΑ
Input Capacitance	25°C		4			4			4		pF
LOGIC OUTPUTS ²											
High Level Output Voltage	Full	DRVDD -	0.05		DRVDD -	- 0.05		DRVDD -	- 0.05		V
Low Level Output Voltage	Full		GND -	+ 0.05		GND +	- 0.05		GND	+ 0.05	V
Output Coding			7	Twos compl	ement, Gra	y code, o	or offset bin	nary (defau	ılt)		

 $^{^{1}}$ See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation*, for a complete set of definitions and how these tests were completed. 2 LVDS R_{TERMINATION} = 100 Ω .

SWITCHING SPECIFICATIONS

 $AVDD = 1.8 \text{ V}, DRVDD = 1.8 \text{ V}, T_{MIN} = -40 ^{\circ}\text{C}, T_{MAX} = +85 ^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, full scale} = 1.25 \text{ V}, DCS \text{ enabled, unless otherwise noted.}$

Table 4.

		P	D9626-	170	A	D9626-2	210	P	D9626-2	250	
Parameter (Conditions)	Temp	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Maximum Conversion Rate	Full	170			210			250			MSPS
Minimum Conversion Rate	Full			40			40			40	MSPS
CLK+ Pulse Width High (t _{CH})	Full	2.65	2.9		2.15	2.4		1.8	2.0		ns
CLK+ Pulse Width Low (tcl)	Full	2.65	2.9		2.15	2.4		1.8	2.0		ns
Output, Single Data Port Mode1											
Data Propagation Delay (tpd)	25°C		3.7			3.7			3.7		ns
DCO Propagation Delay (t _{CPD})	25°C		3.4			3.4			3.4		ns
Data to DCO Skew (tskew)	Full	0	0.3	0.55	0	0.3	0.55	0	0.3	0.55	ns
Latency	Full		6			6			6		Cycles
Output, Interleaved Mode ²											
Data Propagation Delay (t _{PDA} , t _{PDB})	25°C		3.5			3.5			3.5		ns
DCO Propagation Delay (tcpda, tcpdb)	25°C		3.0			3.0			3.0		ns
Data to DCO Skew (t _{skewa} , t _{skewa})	Full	0	0.5	1.1	0	0.5	1.1	0	0.5	1.1	ns
Latency	Full		6			6			6		Cycles
Standby Recovery	25°C		250			250			250		ns
Power-Down Recovery			50			50			50		μs
Aperture Delay (t _A)	25°C		0.1			0.1			0.1		ns
Aperture Uncertainty (Jitter, t _J)	25°C		0.2			0.2			0.2		ps rms

¹ See Figure 2. ² See Figure 3.

TIMING DIAGRAMS




Figure 2. Single Port Mode




Figure 3. Interleaved Mode

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
ELECTRICAL	
AVDD to AGND	-0.3 V to +2.0 V
DRVDD to DRGND	-0.3 V to +2.0 V
AGND to DRGND	−0.3 V to +0.3 V
AVDD to DRVDD	-2.0 V to +2.0 V
Dx0 Through Dx11 to DRGND	-0.3 V to DRVDD + 0.3 V
DCO+/DCO- to DRGND	-0.3 V to DRVDD + 0.3 V
OVRA/OVRB to DGND	-0.3 V to DRVDD + 0.3 V
CLK+ to AGND	−0.3 V to +3.6 V
CLK- to AGND	-0.3 V to +3.6 V
VIN+ to AGND	-0.3 V to AVDD + 0.2 V
VIN- to AGND	-0.3 V to AVDD + 0.2 V
SDIO/DCS to DGND	-0.3 V to DRVDD + 0.3 V
PDWN to AGND	-0.3 V to +3.6 V
CSB to AGND	-0.3 V to +3.6 V
SCLK/DFS to AGND	−0.3 V to +3.6 V
ENVIRONMENTAL	
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature	300°C
(Soldering, 10 sec)	
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

The exposed paddle must be soldered to the ground plane for the LFCSP package. Soldering the exposed paddle to the customer board increases the reliability of the solder joints, maximizing the thermal capability of the package.

Table 6.

Package Type	θ _{JA}	θ _{JC}	Unit
56-Lead LFCSP (CP-56-2)	30.4	2.9	°C/W

Typical θ_{JA} and θ_{JC} are specified for a 4-layer board in still air. Airflow increases heat dissipation, effectively reducing θ_{JA} . In addition, metal in direct contact with the package leads from metal traces, and through holes, ground, and power planes reduces the θ_{JA} .

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 4. Pin Configuration

		Function Descriptions
Pin No.	Mnemonic	Description
30, 32, 33, 34, 37, 38, 39, 41, 42, 43, 46	AVDD	1.8 V Analog Supply.
7, 24, 47	DRVDD	1.8 V Digital Output Supply.
0	AGND ¹	Analog Ground.
8, 23, 48	DRGND ¹	Digital Output Ground.
35	VIN+	Analog Input—True.
36	VIN-	Analog Input—Complement.
40	CML	Common-Mode Output Pin. Enabled through the SPI, this pin provides a reference for the optimized internal bias voltage for VIN+/VIN–.
44	CLK+	Clock Input—True.
45	CLK-	Clock Input—Complement.
31	RBIAS	Set Pin for Chip Bias Current. (Place 1% 10 $k\Omega$ resistor terminated to ground.) Nominally 0.5 V.
28	RESET	CMOS-Compatible Chip Reset (Active Low).
25	SDIO/DCS	Serial Port Interface (SPI) Data Input/Output (Serial Port Mode); Duty Cycle Stabilizer Select (External Pin Mode).
26	SCLK/DFS	Serial Port Interface Clock (Serial Port Mode); Data Format Select Pin (External Pin Mode).
27	CSB	Serial Port Chip Select (Active Low).
29	PWDN	Chip Power-Down.
49	DCO-	Data Clock Output—Complement.
50	DCO+	Data Clock Output—True.
51	DA0 (LSB)	Output Port A Output Bit 0 (LSB).
52	DA1	Output Port A Output Bit 1.
53	DA2	Output Port A Output Bit 2.
54	DA3	Output Port A Output Bit 3.
55	DA4	Output Port A Output Bit 4.
56	DA5	Output Port A Output Bit 5.
1	DA6	Output Port A Output Bit 6.
2	DA7	Output Port A Output Bit 7.

Pin No.	Mnemonic	Description
3	DA8	Output Port A Output Bit 8.
4	DA9	Output Port A Output Bit 9.
5	DA10	Output Port A Output Bit 10.
6	DA11 (MSB)	Output Port A Output Bit 11 (MSB).
9	OVRA	Output Port A Overrange Output Bit.
10	DB0 (LSB)	Output Port B Output Bit 0 (LSB).
11	DB1	Output Port B Output Bit 1.
12	DB2	Output Port B Output Bit 2.
13	DB3	Output Port B Output Bit 3.
14	DB4	Output Port B Output Bit 4.
15	DB5	Output Port B Output Bit 5.
16	DB6	Output Port B Output Bit 6.
17	DB7	Output Port B Output Bit 7.
18	DB8	Output Port B Output Bit 8.
19	DB9	Output Port B Output Bit 9.
20	DB10	Output Port B Output Bit 10.
21	DB11 (MSB)	Output Port B Output Bit 11 (MSB).
22	OVRB	Output Port B Overrange Output Bit.

 $^{^{\}rm 1}\,{\rm AGND}$ and DRGND should be tied to a common quiet ground plane.

EQUIVALENT CIRCUITS



VIN+ O BUF AVDD VCML ~1.4V

Figure 6. Analog Inputs ($V_{CML} = \sim 1.4 \text{ V}$)




Figure 7. Equivalent SCLK/DFS, RESET, PDWN Input Circuit




Figure 8. Equivalent CSB Input Circuit




Figure 9. CMOS Outputs (Dx, OVRA, OVRB, DCO+, DCO-)




Figure 10. Equivalent SDIO/DCS Input Circuit

TYPICAL PERFORMANCE CHARACTERISTICS

AVDD = 1.8 V, DRVDD = 1.8 V, rated sample rate, DCS enabled, $T_A = 25^{\circ}\text{C}$, 1.25 V p-p differential input, AIN = -1 dBFS, unless otherwise noted.




Figure 11. AD9626-170 64k Point Single-Tone FFT; 170 MSPS, 10.3 MHz




Figure 12. AD9626-170 64k Point Single-Tone FFT; 170 MSPS, 70.3 MHz




Figure 13. AD9626-170 64k Point Single-Tone FFT; 170 MSPS, 140.3 MHz




Figure 14. AD9626-170 Grounded Input Histogram; 170 MSPS




Figure 15. AD9626-170 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 1.25 V p-p Full Scale; 170 MSPS




Figure 16. AD9626-170 SNR/SFDR vs. Input Amplitude; 140.3 MHz




Figure 17. AD9626-170 INL; 170 MSPS




Figure 18. AD9626-170 Power Supply Current vs. Sample Rate




Figure 19. AD9626-170 DNL; 170 MSPS




Figure 20. SNR/SFDR vs. Analog Input Frequency, Interleaved Mode vs. Temperature




Figure 21. AD9626-210 64k Point Single-Tone FFT; 210 MSPS, 10.3 MHz




Figure 22. AD9626-210 64k Point Single-Tone FFT; 210 MSPS, 70.3 MHz




Figure 23. AD9626-210 64k Point Single-Tone FFT; 210 MSPS, 170.3 MHz




Figure 24. AD9626-210 Grounded Input Histogram; 210 MSPS




Figure 25. AD9626-210 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 1.25 V p-p Full Scale; 210 MSPS




Figure 26. AD9626-210 SNR/SFDR vs. Input Amplitude; 210 MSPS, 170.3 MHz




Figure 27. AD9626-210 INL; 210 MSPS




Figure 28. AD9626-210 Power Supply Current vs. Sample Rate

ov 0 | Page 14 of 36




Figure 29. AD9626-210 DNL; 210 MSPS




Figure 30. AD9626-250 64k Point Single-Tone FFT; 250 MSPS, 10.3 MHz




Figure 31. AD9626-250 64k Point Single-Tone FFT; 250 MSPS, 70.3 MHz




Figure 32. AD9626-250 64k Point Single-Tone FFT; 250 MSPS, 170.3 MHz




Figure 33. AD9626-250 Grounded Input Histogram; 250 MSPS




Figure 34. AD9626-250 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 1.25 V p-p Full Scale; 250 MSPS




Figure 35. AD9626-250 SNR/SFDR vs. Input Amplitude; 250 MSPS, 170.3 MHz




Figure 36. AD9626-250 INL; 250 MSPS




Figure 37. AD9626 Power Supply Current vs. Sample Rate




Figure 38. AD9626-250 DNL; 250 MSPS




Figure 39. SNR/SFDR vs. Sample Rate; 250 MSPS, 170.3 MHz @ -1 dBFS




Figure 40. Gain vs. Temperature




Figure 41. Offset vs. Temperature

THEORY OF OPERATION

The AD9626 architecture consists of a front-end sample-and-hold amplifier (SHA) followed by a pipelined switched capacitor ADC. The quantized outputs from each stage are combined into a final 12-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample, while the remaining stages operate on preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier (MDAC). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage simply consists of a flash ADC.

The input stage contains a differential SHA that can be ac- or dc-coupled. The output-staging block aligns the data, carries out the error correction, and passes the data to the output buffers. The output buffers are powered from a separate supply, allowing adjustment of the output voltage swing. During power-down, the output buffers go into a high impedance state.

ANALOG INPUT AND VOLTAGE REFERENCE

The analog input to the AD9626 is a differential buffer. For best dynamic performance, the source impedances driving VIN+ and VIN- should be matched such that common-mode settling errors are symmetrical. The analog input is optimized to provide superior wideband performance and requires that the analog inputs be driven differentially.

A wideband transformer, such as Mini-Circuits* ADT1-1WT, can provide the differential analog inputs for applications that require a single-ended-to-differential conversion. Both analog inputs are self-biased by an on-chip resistor divider to a nominal 1.4 V.

An internal differential voltage reference creates positive and negative reference voltages that define the 1.25 V p-p fixed span of the ADC core. This internal voltage reference can be adjusted by means of SPI control. See the AD9626 Configuration Using the SPI section for more details.

Differential Input Configurations

Optimum performance is achieved while driving the AD9626 in a differential input configuration. For baseband applications, the AD8138 differential driver provides excellent performance and a flexible interface to the ADC. The output common-mode voltage of the AD8138 is easily set to AVDD/2 + 0.5 V, and the driver can be configured in a Sallen-Key filter topology to provide band limiting of the input signal.




Figure 42. Differential Input Configuration Using the AD8138

At input frequencies in the second Nyquist zone and above, the performance of most amplifiers may not be adequate to achieve the true performance of the AD9626. This is especially true in IF undersampling applications where frequencies in the 70 MHz to 100 MHz range are being sampled. For these applications, differential transformer coupling is the recommended input configuration. The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few millihertz, and excessive signal power can also cause core saturation, which leads to distortion.

In any configuration, the value of the shunt capacitor, C, is dependent on the input frequency and may need to be reduced or removed.




Figure 43. Differential Transformer-Coupled Configuration

As an alternative to using a transformer-coupled input at frequencies in the second Nyquist zone, the AD8352 differential driver can be used (see Figure 44).




Figure 44. Differential Input Configuration Using the AD8352

CLOCK INPUT CONSIDERATIONS

For optimum performance, the AD9626 sample clock inputs (CLK+ and CLK-) should be clocked with a differential signal. This signal is typically ac-coupled into the CLK+ pin and the CLK- pin via a transformer or capacitors. These pins are biased internally and require no additional bias.

Figure 45 shows one preferred method for clocking the AD9626. The low jitter clock source is converted from single-ended to differential using an RF transformer. The back-to-back Schottky diodes across the secondary transformer limit clock excursions into the AD9626 to approximately 0.8 V p-p differential. This helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9626 and preserves the fast rise and fall times of the signal, which are critical to low jitter performance.




Figure 45. Transformer-Coupled Differential Clock

If a low jitter clock is available, another option is to ac couple a differential PECL signal to the sample clock input pins, as shown in Figure 46. The AD9510/AD9511/AD9512/AD9513/AD9514/AD9515 family of clock drivers offers excellent jitter performance.




Figure 46. Differential PECL Sample Clock




Figure 47. Differential LVDS Sample Clock

In some applications, it is acceptable to drive the sample clock inputs with a single-ended CMOS signal. In such applications, CLK+ should be directly driven from a CMOS gate, and the CLK– pin should be bypassed to ground with a 0.1 μF capacitor in parallel with a 39 k Ω resistor (see Figure 48). Although the CLK+ input circuit supply is AVDD (1.8 V), this input is designed to withstand input voltages up to 3.3 V, making the selection of the drive logic voltage very flexible.




Figure 48. Single-Ended 1.8 V CMOS Sample Clock




Figure 49. Single-Ended 3.3 V CMOS Sample Clock

Clock Duty Cycle Considerations

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals. As a result, these ADCs may be sensitive to the clock duty cycle. Commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. The AD9626 contains a duty cycle stabilizer (DCS) that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. This allows a wide range of clock input duty cycles without affecting the performance of the AD9626. When the DCS is on, noise and distortion performance are nearly flat for a wide range of duty cycles. However, some applications may require the DCS function to be off. If so, keep in mind that the dynamic range performance can be affected when operated in this mode. See the AD9626 Configuration Using the SPI section for more details on using this feature.

The duty cycle stabilizer uses a delay-locked loop (DLL) to create the nonsampling edge. As a result, any changes to the sampling frequency require approximately eight clock cycles to allow the DLL to acquire and lock to the new rate.

Clock Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR for a full-scale input signal at a given input frequency (f_A) due only to aperture jitter (t_J) can be calculated by

SNR Degradation =
$$20 \times \log_{10}[1/2 \times \pi \times f_A \times t_J]$$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter specifications. IF undersampling applications are particularly sensitive to jitter (see Figure 50).

The clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9626. Power supplies for clock drivers should be separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or other methods), it should be retimed by the original clock at the last step.

Refer to the AN-501 Application Note and the AN-756 Application Note for more in-depth information about jitter performance as it relates to ADCs (visit www.analog.com).




Figure 50. Ideal SNR vs. Input Frequency and Jitter for 0 dBFS input Signal

POWER DISSIPATION AND POWER-DOWN MODE

As shown in Figure 37, the power dissipated by the AD9626 is proportional to its sample rate. The digital power dissipation does not vary much because it is determined primarily by the DRVDD supply and bias current of the LVDS output drivers.

By asserting PDWN (Pin 29) high, the AD9626 is placed in standby mode or full power-down mode, as determined by the contents of Serial Port Register 08. Reasserting the PDWN pin low returns the AD9626 into its normal operational mode.

An additional standby mode is supported by means of varying the clock input. When the clock rate falls below 50 MHz, the AD9626 assumes a standby state. In this case, the biasing network and internal reference remain on, but digital circuitry is powered down. Upon reactivating the clock, the AD9626 resumes normal operation after allowing for the pipeline latency.

DIGITAL OUTPUTS

Digital Outputs and Timing

The off-chip drivers on the AD9626 are CMOS-compatible output levels. The outputs are biased from a separate supply (DRVDD), allowing isolation from the analog supply and easy interface to external logic. The outputs are CMOS devices that swing from ground to DRVDD (with no dc load). It is recommended to minimize the capacitive load the ADC drives by keeping the output traces short (<1 inch, for a total C_{LOAD} < 5 pF). When operating in CMOS mode, it is also recommended to place low value (20 Ω) series damping resistors on the data lines to reduce switching transient effects on performance.

The format of the output data is offset binary by default. An example of the output coding format can be found in Table 11. If it is desired to change the output data format to twos complement, see the AD9626 Configuration Using the SPI section.

An output clock signal is provided to assist in capturing data from the AD9626. The DCO+/DCO- signal is used to clock the output data and is equal to the sampling clock (CLK) rate in single port mode, and one-half the clock rate in interleaved output mode. See the timing diagrams shown in Figure 2 and Figure 3 for more information.

Out-of-Range

An out-of-range condition exists when the analog input voltage is beyond the input range of the ADC. OVRA/OVRB is a digital output that is updated along with the data output corresponding to the particular sampled input voltage. Thus, OVRA/OVRB has the same pipeline latency as the digital data. OVRA/OVRB is low when the analog input voltage is within the analog input range and high when the analog input voltage exceeds the input range, as shown in Figure 51. OVRA/OVRB remains high until the analog input returns to within the input range and another conversion is completed. By logically AND-ing OVRA/OVRB with the MSB and its complement, overrange high or underrange low conditions can be detected.




Figure 51. OVRA/OVRB Relation to Input Voltage and Output Data

TIMING—SINGLE PORT MODE

In single port mode, the CMOS output data is available from Data Port A (DA0 to DA11). The outputs for Port B (DB0 to DB11) are unused, and are high impedance in this mode. The Port A outputs and the differential output data clock (DCO+/DCO-) switch nearly simultaneously during the rising edge of DCO+. In this mode, it is recommended to use the rising edge of DCO- to capture the data from Port A. The setup and hold time depends on the input sample clock period, and is approximately $1/f_{\rm CLK} \pm t_{\rm SKEW}$.

TIMING—INTERLEAVED MODE

In interleaved mode, the output data of the AD9626 is demultiplexed onto two data port buses, Port A (DA0 to DA11) and Port B (DB0- to DB11). The output data and differential data capture clock switch at one-half the rate of the sample clock input (CLK+/CLK-), increasing the setup and hold time for the external data capture circuit relative to single port mode (see Figure 3, interleaved mode timing diagram). The two ports switch on alternating sample clock cycles, with the data for Port A being valid during the rising edge of DCO+, and the data for Port B being valid during the rising edge of DCO-. The pipeline latency for both ports is six sample clock cycles. Due to the random nature of the ÷2 circuit that generates the timing for the output stage in interleaved mode, the first data sample during power up can be assigned to either Data Port A or Port B. The user cannot control the polarity of the output data clock relative to the input sample clock. In this mode, it is recommended to use the rising edge of DCO+ to capture the data from Port A, and the rising edge of DCO- to capture the data from Port B. In both cases, the setup and hold time depends on the input sample clock period, and both are approximately $2/f_s \pm t_{SKEW}$.

f_s/2 Spurious

Because the AD9626 output data rate is at one-half the sampling frequency in interleaved output mode, there is significant $f_s/2$ energy in the outputs of the part, and there will be significant energy in the ADC output spectrum at $f_s/2$. Care must be taken to be certain that this $f_s/2$ energy does not couple into either the clock circuit or the analog inputs of the AD9626. When $f_s/2$ energy is coupled in this fashion, it appears as a spurious tone reflected around $f_s/4$, $3f_s/4$, $5f_s/4$, and so on. For example, in a 125 MSPS sampling application with a 90 MHz single-tone analog input, this energy generates a tone at 97.5 MHz.

$$[(3 \times 125 \text{ MSPS/4} - 90 \text{ MHz}) + 3 \times 125 \text{ MSPS/4}]$$

Depending on the relationship of the IF frequency to the center of the Nyquist zone, this spurious tone may or may not be in the user's band of interest. Some residual $f_s/2$ energy is present in the AD9601, and the level of this spur is typically below the level of the harmonics at clock rates. Figure 20 shows a plot of the $f_s/2$ spur level vs. the analog input frequency for the AD9626-250. For the specifications provided in Table 2, the $f_s/2$ spur effect is not a factor, as the device is specified in single port output mode.

LAYOUT CONSIDERATIONS

POWER AND GROUND RECOMMENDATIONS

When connecting power to the AD9626, it is recommended that two separate supplies be used: one for analog (AVDD, 1.8 V nominal) and one for digital (DRVDD, 1.8 V nominal). If only a single 1.8 V supply is available, it is routed to AVDD first, then tapped off and isolated with a ferrite bead or filter choke with decoupling capacitors proceeding connection to DRVDD. The user can employ several different decoupling capacitors to cover both high and low frequencies. These should be located close to the point of entry at the PC board level and close to the parts with minimal trace length.

A single PCB ground plane is sufficient when using the AD9626. With proper decoupling and smart partitioning of analog, digital, and clock sections of the PCB, optimum performance is easily achieved.

Exposed Paddle Thermal Heat Slug Recommendations

It is required that the exposed paddle on the underside of the ADC be connected to analog ground (AGND) to achieve the best electrical and thermal performance of the AD9626. An exposed, continuous copper plane on the PCB should mate to the AD9626 exposed paddle, Pin 0. The copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. These vias should be solder-filled or plugged.

To maximize the coverage and adhesion between the ADC and PCB, partition the continuous plane by overlaying a silkscreen on the PCB into several uniform sections. This provides several tie points between the two during the reflow process. Using one continuous plane with no partitions guarantees only one tie point between the ADC and PCB. See Figure 52 for a PCB layout example. For detailed information on packaging and the PCB layout of chip scale packages, see Application Note AN-772, *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package*.




Figure 52. Typical PCB Layout

CML

The CML pin should be decoupled to ground with a 0.1 μ F capacitor, as shown in Figure 54.

RBIAS

The AD9626 requires the user to place a 10 k Ω resistor between the RBIAS pin and ground. This resistor sets the master current reference of the ADC core and should have at least a 1% tolerance.

AD9626 CONFIGURATION USING THE SPI

The AD9626 SPI allows the user to configure the converter for specific functions or operations through a structured register space inside the ADC. This gives the user added flexibility to customize device operation depending on the application. Addresses are accessed (programmed or read back) serially in one-byte words. Each byte can be further divided down into fields, which are documented in the Memory Map section.

There are three pins that define the serial port interface or SPI to this particular ADC. They are the SPI SCLK/DFS, SPI SDIO/DCS, and CSB pins. The SCLK/DFS (serial clock) is used to synchronize the read and write data presented the ADC. The SDIO/DCS (serial data input/output) is a dual-purpose pin that allows data to be sent and read from the internal ADC memory map registers. The CSB is an active low control that enables or disables the read and write cycles (see Table 8).

Table 8. Serial Port Pins

Table 8. Serial Port Pills						
Mnemonic	Function					
SCLK	SCLK (Serial Clock) is the serial shift clock in. SCLK is used to synchronize serial interface reads and writes.					
SDIO	SDIO (Serial Data Input/Output) is a dual-purpose pin. The typical role for this pin is an input and output depending on the instruction being sent and the relative position in the timing frame.					
CSB	CSB (Chip Select Bar) is an active low control that gates the read and write cycles.					
RESET	Master Device Reset. When asserted, device assumes default settings. Active low.					

The falling edge of the CSB, in conjunction with the rising edge of the SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in Figure 53 and Table 10.

During an instruction phase, a 16-bit instruction is transmitted. Data then follows the instruction phase and is determined by the W0 and W1 bits, which is 1 or more bytes of data. All data is composed of 8-bit words. The first bit of each individual byte of serial data indicates whether this is a read or write command. This allows the serial data input/output (SDIO) pin to change direction from an input to an output.

Data can be sent in MSB or in LSB first mode. MSB first is default on power-up and can be changed by changing the configuration register. For more information about this feature and others, see *Interfacing to High Speed ADCs via SPI* at www.analog.com.

HARDWARE INTERFACE

The pins described in Table 8 comprise the physical interface between the user's programming device and the serial port of the AD9626. All serial pins are inputs, which is an open-drain output and should be tied to an external pull-up or pull-down resistor (suggested value of $10~\mathrm{k}\Omega$).

This interface is flexible enough to be controlled by either PROMS or PIC mirocontrollers as well. This provides the user with an alternate method to program the ADC other than a SPI controller.

If the user chooses not to use the SPI interface, some pins serve a dual function and are associated with a specific function when strapped externally to AVDD or ground during device power-on. The Configuration Without the SPI section describes the strappable functions supported on the AD9626.

CONFIGURATION WITHOUT THE SPI

In applications that do not interface to the SPI control registers, the SPI SDIO/DCS and SPI SCLK/DFS pins can alternately serve as standalone CMOS-compatible control pins. When the device is powered up, it is assumed that the user intends to use the pins as static control lines for the duty cycle stabilizer. In this mode, the SPI CSB chip select should be connected to ground, which disables the serial port interface.

Table 9. Mode Selection

Mnemonic	External Voltage	Configuration
SPI SDIO/DCS	AVDD	Duty cycle stabilizer enabled
	AGND	Duty cycle stabilizer disabled
SPI SCLK/DFS	AVDD	Twos complement enabled
	AGND	Offset binary enabled




Figure 53. Serial Port Interface Timing Diagram

Table 10. Serial Timing Definitions

Parameter	Timing (minimum, ns)	Description
t _{DS}	5	Setup time between the data and the rising edge of SCLK
t_{DH}	2	Hold time between the data and the rising edge of SCLK
t _{CLK}	40	Period of the clock
t_{S}	5	Setup time between CSB and SCLK
t _H	2	Hold time between CSB and SCLK
t _{HI}	16	Minimum period that SCLK should be in a logic high state
t _{LO}	16	Minimum period that SCLK should be in a logic low state
t _{EN_SDIO}	1	Minimum time for the SDIO pin to switch from an input to an output relative to the SCLK falling edge (not shown in Figure 53)
t _{dis_sdio}	5	Minimum time for the SDIO pin to switch from an output to an input relative to the SCLK rising edge (not shown in Figure 53)

Table 11. Output Data Format

Input (V)	Condition (V)	Offset Binary Output Mode D11 to D0	Twos Complement Mode D11 to D0	Gray Code Mode (SPI Accessible) D11 to D0	OR
VIN+ - VIN-	< 0.62	0000 0000 0000	0000 0000 0000	0000 0000 0000	1
VIN+-VIN-	= 0.62	0000 0000 0000	0000 0000 0000	0000 0000 0000	0
VIN+-VIN-	= 0	0000 0000 0000	0000 0000 0000	0000 0000 0000	0
VIN+-VIN-	= 0.62	1111 1111 1111	1111 1111 1111	0000 0000 0000	0
VIN+ – VIN–	> 0.62 + 0.5 LSB	1111 1111 1111	1111 1111 1111	0000 0000 0000	1

MEMORY MAP

READING THE MEMORY MAP TABLE

Each row in the memory map table has eight address locations. The memory map is roughly divided into three sections: chip configuration register map (Address 0x00 to Address 0x02), transfer register map (Address 0xFF), and program register map (Address 0x08 to Address 0x2A).

The Addr (Hex) column of the memory map indicates the register address in hexadecimal, and the Default Value (Hex) column shows the default hexadecimal value that is already written into the register, The Bit 7 (MSB) column is the start of the default hexadecimal value given. For example, Hexadecimal Address 0x09, clock, has a hexadecimal default value of 0x01. This means Bit 7=0, Bit 6=0, Bit 6=0

RESERVED LOCATIONS

Undefined memory locations should not be written to other than their default values suggested in this data sheet. Addresses that have values marked as 0 should be considered reserved and have a 0 written into their registers during power-up.

DEFAULT VALUES

Coming out of reset, critical registers are preloaded with default values. These values are indicated in Table 12. Other registers do not have default values and retain the previous value when exiting reset.

LOGIC LEVELS

An explanation of various registers follows: "Bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit." Similarly, "clear a bit" is synonymous with "bit is set to Logic 0" or "writing Logic 0 for the bit."

Table 12. Memory Map Register

Addr (Hex)	Parameter Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/ Comments
Chip C	onfiguration Registe	rs	- I	I	_L		1		II.		
00	chip_port_config	0	LSB first	Soft reset	1	1	Soft reset	LSB first	0	0x18	The nibbles should be mirrored by the user so that LSB or MSB first mode registers correctly, regardless of shift mode.
01	chip_id	8-bit chip ID, Bits[7:0] AD9626 = 0x3c					Read- only	Default is unique chip ID, different for each device. This is a read-only register.			
02	chip_grade	0	0	0	Speed 9 00 = 170 01 = 210 10 = 250	MSPS MSPS	X	X	Х	Read- only	Child ID used to differentiate graded devices.
Transfe	er Register										
FF	device_update	0	0	0	0	0	0	0	SW transfer	0x00	Synchronously transfers data from the master shift register to the slave.
ADC Fu	unctions										
08	modes	0	0	PDWN: 0 = full (default) 1 = standby	0	0	000 = nor 001 011 =	mal (powe = full powe 010 = stand normal (p	dby ower-up) pin overrides	0x00	Determines various generic modes of chip operation.

Addr (Hex)	Parameter Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/ Comments
09	clock	0	0	0	0	0	0	0	Duty cycle stabilizer: 0 = disabled 1 = enabled (default)	0x01	
OD	test_io		ı	Reset PN23 gen: 1 = on 0 = off (default)	Reset PN9 gen: 1 = on 0 = off (default)	(Foi	0000 = 0001 = m 0010 = 0011 = 0100 = checl 0101 = Ph 0111 = one/s 1000 = 0101 =	N 23 sequent 0 = PN 9 zero word to = unused = unused = unused = unused = unused = unused	rt utput ce oggle	0x00	When set, the test data is placed on the output pins in place of normal data.
OF	ain_config	0	0	0	0	0	Analog input disable: 1 = on 0 = off (default)	CML enable: 1 = on 0 = off (default)	0	0x00	
14	output_mode	0	0	Interleave output mode: 1 = enabled 0 = disabled (default)	Output enable: 0 = enable (default) 1 = disable	0	Output invert: 1 = on 0 = off (default)	00 = off (de 01 = comp	mat select: fset binary efault) = twos blement iray code	0x00	
16	output_phase	Output clock polarity 1 = inverted 0 = normal (default)	0	0	0					0x03	
17	flex_output_delay	Output delay enable: 0 = enable 1 = disable					Output clock 00000 = 0.1 00001 = 0.2 00010 = 0.3 11101 = 3.0 11111 = 3.2	I ns 2 ns 3 ns O ns I ns		0x00	
18	flex_vref					Inpu	t voltage rang 10000 = 0.9 10001 = 1.0 10010 = 1.0 10011 = 1.0 11111 = 1.2 00000 = 1.2 00001 = 1.2	ge setting: 98 V 90 V 92 V 94 V 93 V		0x00	
							01110 = 1.4 01111 = 1.5				

EVALUATION BOARD 16 SCLK_CHA 16 SDLCHA 15 SDC_CHA £90-66040 DOR 150 DOR 15 2 B B 16 DOR 15 DOR 16 DOR 16 DOR 16 DOR 17 DO 18 DO 1 13 D8B 12 D7 11 D7B 10 D6 9 D6B 50 T 14 D4 13 D4B 12 D3 11 D3B 13 D18 12 D0 11 D08 10 DCO RN1 50_OHMS RN4 50_OHMS CSB D2 D2B 8 8 D9B E32 E31 D10B D1B D10 VSPI CSB_DUT D0 D11B C61 0.1UF D11 D0B DCO DOR DCOB E1 VSPI 788 10K - CND - DKADD DGND2 DVDD2 - GND DGND1 7 X 띩 - DRVDD DVDD1 GND NGO_OIDM AVDD_CLK1 VCLK E20 E19 Σ ≸ 8 CLK C74 0.1UF AVDD_PIPE5 AVDD_PIPE4 AVDD_PIPE3 AVDD_PIPE2 AVDD_PIPE1 AVDD_FL1 AVDD_FL 2 2 2 2 PPPP VSPI AINB OPTIONAL ENCODE CIRCUITS CVHD_956 Crystek Crystal U6 GND-TRISTATE XTALINPUT 4 OUTPUT VOLT_CONTROL GND GND GND GND AVDD AVDD AVDD AVDD AVDD AVDD GND C11 DNP СМГХ GND 1 2 OUT СВЗ 33 816 VSPI E9 E7 ∃U1.0 VCLK 0 DNP 9 CYE DNP CML 88 8 \$ 8 **\$** ₽ P B CLKCT GND R14 DNP C20 DNP CR2 TO MAKE LAYOUT AND PARASITIC LOADING SYMMETRICAL GND GND C16 0.1UF GND φ. Input ANALOG ENCODE

Figure 54. AD9601 Evaluation Board Schematic Page 1




Figure 55. AD9601 Evaluation Board Schematic Page 2




Figure 56. AD9601 Evaluation Board Schematic Page 3




Figure 57. AD9601 Evaluation Board Schematic Page 4

Table 13. Bill of Materials

	Reference				
Qty	Designator	Package	Description	Vendor	Part Number
1		PCB	PCB, AD9230 customer evaluation board, Rev. G	Moog	AD9230revG
7	C1, C3, C4, C5, C6, C7, C10	603	Capacitor, 1 μF, 0603, X5R, ceramic, 6.3 V, 10%	Panasonic	ECJ-1VB0J105K
6	C8, C9, C11, C12, C14, C55	6032-28	Capacitor, 10 μF, tantalum, 16 V, 10%	Kemet	T491C106K016AS
1	C17	402	Capacitor, 2.0 pF, 50 V, ceramic, 0402, SMD	Murata	GRM1555C1H2R0GZ01D
7	C27, C32, C33, C62, C63, C64, C71	402	Capacitor, 0.33 μF, ceramic, X5R, 10 V, 10%	Murata	GRM155R61A334KE15D
6	C28, C29, C30, C31, C65, C70	402	Capacitor, 120 pF, ceramic, C0G, 25 V, 5%	Murata	GRM1555C1H121JA01J
10	C21, C22, C23, C24, C25, C26, C34, C35, C36, C39	402	Capacitor, 0.1 μF, ceramic, X5R, 10 V, 10%	Murata	GRM155R71C104KA88D
1	CR4	603	LED green, SMT, 0603, SS-TYPE	Panasonic	LNJ314G8TRA
1	CR2	Mini 3P	Diode, 30 V, 20 mA	Agilent	HSMS2812
1	F1	1210	Fuse, 6.0 V, 2.2 A trip current resettable fuse	Tyco/Raychem	NANOSMDC110F-2
15	E1, E2, E3, E4, E5, E7, E8, E9, E10, E12, E13, E14, E31, E32, E33		Connector, header, 0.1"	Samtec	TSW-150-08-G-S
2	J2, J3	SMA end launch	Connector, SMA PCB coax end launch, Johnson 142	Johnson	142-0701-851
10	L2, L3, L4, L5, L7, L12, L13, L14, L15, R88	1206	Ferrite bead, BLM, 3 A, 50 Ω @ 100 MHz	Murata	BLM31PG500SN1L
1	P8		Power jack, male, 2.1 mm power jack dc	CUI Inc	CP-102A-ND
1	R1	201	Resistor, 100 Ω, 0201, 1/20 W, 1%	NIC Components	NRC02F1000TRF
1	R2	603	Resistor, 499 Ω, 0603, 1/10 W, 1%	NIC Components	NRC06F4990TRF

Pov. 0 | Page 30 of 36

	Reference				
Qty	Designator	Package	Description	Vendor	Part Number
2	R5, R6	402	Resistor, 36 Ω, 0402, 1/16 W, 1%	Panasonic	ERJ-2GEJ360X
2	R7, R16	402	Resistor, 15 Ω, 0402, 1/16 W, 5%	Panasonic	ERJ-2RKF15R0X
6	R10, R11, R13, R24, R25, R27	402	Resistor, 1 kΩ, 0402, 1/16 W, 1%	NIC Components	NRC04F1001TRF
4	R12, R18, R19, R26,	402	Resistor, 10 kΩ, 0402, 1/16 W, 5%	NIC Components	NRC04J103TRF
7	R15, C16, C18, C19, C20, R89, R90	402	Resistor, 0 Ω, 0402, 1/16 W, 5%	NIC Components	NRC04ZOTRF
4	RN1, RN2, RN3, RN4	0402x8	Resistor array, SMT 0402; 0 Ω, ¼ W, 5%, RESNEXB-2HV	Panasonic	EXB2HV050JV
3	L1, L8, L9	603	Resistor, 0 Ω, 0603, 1/10 W, 5%	NIC Components	NRC06ZOTRF
1	P9, P10	805	Resistor, 0 Ω, 0805, 1/8 W, 1%	NIC Components	NRC10ZOTRF
1	SW3	EVQ- Q2F03W	Switch, light touch SMD	Panasonic	P12937SCT-ND
1	T1	2020	Ferrite bead, 5 A, 50 V, 190 Ω @ 100 MHz	Murata	DLW5BSN191SQ2L
2	T2,T3	CD542	Transformer, 0.5 W, 30 mA	Mini-Circuits	ADT1-1WT+
1	U3	6-SC70	IC, buffer, inverter, UHS dual SC70-6	Fairchild	NC7WZ16P6X
1	U5	6-SC70	IC, buffer, inverter, UHS dual OD out SC70-6	Fairchild	NC7WZ07P6X
1	U7	DO-214AA	Diode, 50 V, 2 A	Micro Commercial	S2A-TPMSTR-ND
1	U8	DO-214AB	Diode, 30 V, 3 A (SMC)	Micro Commercial	SK33-TPMSCT-ND
1	U11	SOT-223	Voltage regulator, 3.3 V, 1.5 A	Analog Devices	ADP3339AKCZ-3.3
2	U9, U12	SOT-223	Voltage regulator, 1.8 V, 1.5 A	Analog Devices	ADP3339AKCZ-1.8
1	U4	LFCSP56	AD9230 12-bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V ADC, LFCSP-56	Analog Devices	AD9230BCPZ-xxx
2	P7, P11	HM-Zd PCB	Connector, 2-Pr, 10-column, high speed, HM-Zd, PCB-mounted	Тусо	6469169-1
Do no	t install the follov	ving:		•	1
0	C2, C54	TAJD	Capacitor, tantalum, SMT 6032, 10 µF, 16 V, 10%	Kemet	T491C106K016AS
0	C15, C37, C38, C40, C41, C61, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C39, C56, C57, C58, C59, C74, C75, C60, C66, C67, C68, C69,	402	Capacitor, 0.1 μF, ceramic, 10%	Murata	GRM155R71C104KA88D
0	CR1	Led_ss	LED green, USS type 0603	Panasonic	LNJ314G8TRA
0	CR3	Diode	Schottky diode	Agilent	HSMS2812
0		805		Tyco/Raychem	NANOSMDC110F-2
0	E6, E15, E16, E17, E18, E19, E20		Connector, header, 0.1"	Samtec	TSW-150-08-G-S
0	J1	10-pin header	TSW-110-08-G-D	Samtec	TSW-110-08-G-D
0	J4	SMA	Connector, PCB coax SMA end launch, Johnson 142	Johnson	142-0701-851
0	L6	1206	Inductor, 10 nH	Murata	BLM31P500S
0	P12, P13, P14, P15		SMA	Amphenol RF	ARFX1231-ND

	Reference				
Qty	Designator	Package	Description	Vendor	Part Number
0	R3, R14, R33, R34, R35, R48, R49	402	Resistor, 49.9 Ω	Susumu	RR0510R-49R9-D
0	R42, R43, R54, R85, R86	402	Resistor, 10 kΩ	NIC Components	NRC04J103TRF
0	R28, R29, R30, R31, R32	402	Resistor, 5 k Ω	NIC Components	NRC04F4991TRF
0	R37, R38	402	Resistor, 25 Ω	NIC Components	NRC04F24R9TRF
0	R39, R45	402	Resistor, 5 Ω	NIC Components	NRC04J5R1TRF
0	R58, R59	402	Resistor, 100 Ω	NIC Components	NRC04F1000TRF
0	R60, R61	402	Resistor, 240 Ω	NIC Components	NRC04J241TRF
0	R8, R9, R17, R36, R40, R41, R44, R46, R47, R87, R50, R51, R52, R53, R55, R56, R57, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84	402	Resistor, 0 Ω	NIC Components	NRC04ZOTRF
0	P1, P2, P16, P17	805	Resistor, 0 Ω	NIC Components	NRC10ZOTRF
0	SW1	EVQ- Q2F03W	Switch, light touch SMD	Panasonic	P12937SCT-ND
0	T4		Transformer, RF, 0.4 MHz to 800 MHz, SMD case style CD542	Mini-Circuits	ADT1-1WT+
0	T5, T6	sm-22	Balun	M/A-Com	MABA007159-0000
0	U2	SOIC-8	PIC12F629	Microchip Tech	PIC12F629-I/SN
0	U6	Crystal	Cvhd_956 crystal		CVHD_956
0	U10	SOT-223	Regulator		ADP3339AKCZ-5.0
0	Z1	16CSP4X4	AD8352		
0	U1	16CSP8X8	AD9515		
0	P6		8-pin power connector post	Wieland	Z5.530.0825.0
0	P6		8-pin power connector top	Wieland	25.602.2853.0

OUTLINE DIMENSIONS




Figure 58. 56-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 8 mm × 8 mm Body, Very Thin Quad (CP-56-2) Dimensions shown in millimeters

ORDERING GUIDE

ONDENING GOIDE			
Model	Temperature Range	Package Description	Package Option
AD9626BCPZ-170 ¹	-40°C to +85°C	56-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-56-2
AD9626BCPZ-210 ¹	-40°C to +85°C	56-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-56-2
AD9626BCPZ-2501	-40°C to +85°C	56-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-56-2
AD9626-250EBZ ¹		CMOS Evaluation Board with AD9626BCPZ-250	

¹ Z = RoHS Compliant Part.

Pov. 0 | Page 33 of 36

NOTES

NOTES

AD9626	
--------	--

NOTES

