



**APT56F50B2  
APT56F50L**
500V, 56A, 0.10Ω Max, t<sub>rr</sub> ≤ 280ns

## N-Channel FREDFET

Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced t<sub>rr</sub>, soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of C<sub>rss</sub>/C<sub>iss</sub> result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



## FEATURES

- Fast switching with low EMI
- Low t<sub>rr</sub> for high reliability
- Ultra low C<sub>rss</sub> for improved noise immunity
- Low gate charge
- Avalanche energy rated
- RoHS compliant

## TYPICAL APPLICATIONS

- ZVS phase shifted and other full bridge
- Half bridge
- PFC and other boost converter
- Buck converter
- Single and two switch forward
- Flyback

## Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
I <sub>D</sub>	Continuous Drain Current @ T <sub>C</sub> = 25°C	56	A
	Continuous Drain Current @ T <sub>C</sub> = 100°C	35	
I <sub>DM</sub>	Pulsed Drain Current <sup>①</sup>	175	
V <sub>GS</sub>	Gate-Source Voltage	±30	V
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>②</sup>	1200	mJ
I <sub>AR</sub>	Avalanche Current, Repetitive or Non-Repetitive	28	A

## Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Typ	Max	Unit
P <sub>D</sub>	Total Power Dissipation @ T <sub>C</sub> = 25°C			780	W
R <sub>θJC</sub>	Junction to Case Thermal Resistance			0.16	°C/W
R <sub>θCS</sub>	Case to Sink Thermal Resistance, Flat, Greased Surface		0.11		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55		150	°C
T <sub>L</sub>	Soldering Temperature for 10 Seconds (1.6mm from case)			300	
W <sub>T</sub>	Package Weight		0.22		oz
			6.2		g
Torque	Mounting Torque (TO-264 Package), 4-40 or M3 screw			10	in·lbf
				1.1	N·m

## Static Characteristics

$T_J = 25^\circ\text{C}$  unless otherwise specified

APT56F50B2\_L

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu\text{A}$	500			V
$\Delta V_{BR(DSS)}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}, I_D = 250\mu\text{A}$		0.60		$\text{V}/^\circ\text{C}$
$R_{DS(on)}$	Drain-Source On Resistance <sup>③</sup>	$V_{GS} = 10V, I_D = 28\text{A}$		0.085	0.10	$\Omega$
$V_{GS(th)}$	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 2.5\text{mA}$	3	4	5	V
$\Delta V_{GS(th)}/\Delta T_J$	Threshold Voltage Temperature Coefficient			-10		$\text{mV}/^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 500V, T_J = 25^\circ\text{C}$			250	$\mu\text{A}$
		$V_{GS} = 0V, T_J = 125^\circ\text{C}$			1000	
$I_{GSS}$	Gate-Source Leakage Current	$V_{GS} = \pm 30V$			$\pm 100$	nA

## Dynamic Characteristics

$T_J = 25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$g_{fs}$	Forward Transconductance	$V_{DS} = 50V, I_D = 28\text{A}$		43		S
$C_{iss}$	Input Capacitance			8800		
$C_{rss}$	Reverse Transfer Capacitance			120		
$C_{oss}$	Output Capacitance			945		
$C_{o(cr)}^{\text{④}}$	Effective Output Capacitance, Charge Related	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1\text{MHz}$		550		pF
$C_{o(er)}^{\text{⑤}}$	Effective Output Capacitance, Energy Related			275		
$Q_g$	Total Gate Charge	$V_{GS} = 0$ to $10V, I_D = 28\text{A},$ $V_{DS} = 250V$		220		nC
$Q_{gs}$	Gate-Source Charge			50		
$Q_{gd}$	Gate-Drain Charge			100		
$t_{d(on)}$	Turn-On Delay Time	<b>Resistive Switching</b> $V_{DD} = 333V, I_D = 28\text{A}$ $R_G = 4.7\Omega^{\text{⑥}}$ , $V_{GG} = 15V$		38		ns
$t_r$	Current Rise Time			45		
$t_{d(off)}$	Turn-Off Delay Time			100		
$t_f$	Current Fall Time			33		

## Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
$I_S$	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode (body diode)			38	A
$I_{SM}$	Pulsed Source Current (Body Diode) <sup>①</sup>				175	
$V_{SD}$	Diode Forward Voltage	$I_{SD} = 28A, T_J = 25^\circ\text{C}, V_{GS} = 0V$			1.0	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 28A^{\text{③}}$ $di_{SD}/dt = 100A/\mu\text{s}$ $V_{DD} = 100V$	$T_J = 25^\circ\text{C}$		280	ns
			$T_J = 125^\circ\text{C}$		520	
$Q_{rr}$	Reverse Recovery Charge		$T_J = 25^\circ\text{C}$	1.20		$\mu\text{C}$
			$T_J = 125^\circ\text{C}$	3.07		
$I_{rrm}$	Reverse Recovery Current	$T_J = 25^\circ\text{C}$ $T_J = 125^\circ\text{C}$	$T_J = 25^\circ\text{C}$	10.1		A
			$T_J = 125^\circ\text{C}$	14.5		
$dv/dt$	Peak Recovery dv/dt	$I_{SD} \leq 28A, di/dt \leq 1000A/\mu\text{s}, V_{DD} = 333V,$ $T_J = 125^\circ\text{C}$			20	V/ns

① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

② Starting at  $T_J = 25^\circ\text{C}$ ,  $L = 3.06\text{mH}$ ,  $R_G = 4.7\Omega$ ,  $I_{AS} = 28\text{A}$ .

③ Pulse test: Pulse Width < 380 $\mu\text{s}$ , duty cycle < 2%.

④  $C_{o(cr)}$  is defined as a fixed capacitance with the same stored charge as  $C_{OSS}$  with  $V_{DS} = 67\%$  of  $V_{(BR)DSS}$ .

⑤  $C_{o(er)}$  is defined as a fixed capacitance with the same stored energy as  $C_{OSS}$  with  $V_{DS} = 67\%$  of  $V_{(BR)DSS}$ . To calculate  $C_{o(er)}$  for any value of  $V_{DS}$  less than  $V_{(BR)DSS}$ , use this equation:  $C_{o(er)} = -2.04E-7/V_{DS}^2 + 4.76E-8/V_{DS} + 1.36E-10$ .

⑥  $R_G$  is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

## APT56F50B2\_L




Figure 1, Output Characteristics




Figure 3,  $R_{DS(ON)}$  vs Junction Temperature




Figure 5, Gain vs Drain Current




Figure 7, Gate Charge vs Gate-to-Source Voltage




Figure 2, Output Characteristics




Figure 4, Transfer Characteristics




Figure 6, Capacitance vs Drain-to-Source Voltage









Figure 8, Reverse Drain Current vs Source-to-Drain Voltage



**Figure 11, Transient Thermal Impedance Model**



### T-MAX® (B2) Package Outline



### TO-264 (L) Package Outline

