Ultra Low Power/High Speed CMOS SRAM 1M X 8 bit

Green package materials are compliant to RoHS

BH62UV8001

n FEATURES

Ÿ Wide V_{CC} low operation voltage: 1.65V ~ 3.6V

Ÿ Ultra low power consumption:

 $V_{CC} = 3.6V$ Operation current: 12mA (Max.) at 55ns

2mA (Max.) at 1MHz

Standby current: 2.5uA (Typ.) at 3.0V/25°C

Data retention current: 1.2uA (Typ.) at 25°C $V_{CC} = 1.2V$

Ÿ High speed access time:

55ns (Max.) at V_{CC}=1.65~3.6V

- Ÿ Automatic power down when chip is deselected
- Ÿ Easy expansion with CE1, CE2 and OE options
- Ÿ Three state outputs and TTL compatible
- Ÿ Fully static operation, no clock, no refresh
- Ÿ Data retention supply voltage as low as 1.0V WWW.DZSC.COM

n DESCRIPTION

The BH62UV8001 is a high performance, ultra low power CMOS Static Random Access Memory organized as 1,048,576 by 8 bits and operates in a wide range of 1.65V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with typical operating current of 1.5mA at 1MHz at 3.6V/25°C and maximum access time of 55ns at 1.65V/85°C.

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2) and active LOW output enable (OE) and three-state output drivers.

The BH62UV8001 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BH62UV8001 is available in DICE form and 48-ball BGA

n POWER CONSUMPTION


			POWER DISSIPATION						or EAR	
PRODUCT FAMILY	OPERATING TEMPERATURE	STANDBY (I _{CCSB1} , Max)		Operating (Icc, Max)					-75	PKG TYPE
IAMILI	ILWIFLIATORL	V _{CC} =3.6V	V _{CC} =1.8V		V _{CC} =3.6V			V _{CC} =1.8V		C COm
		V _{CC} =3.6V	V _{CC} =1.6V	1MHz	10MHz	f _{Max.}	1MHz	10MHz	f _{Max.}	
BH62UV8001DI	Industrial	454	404	01	04	40 4	4.54	MAIN	0	DICE
BH62UV8001AI	-40°C to +85°C	15uA	12uA	2mA	6mA	12mA	2mA 1.5mA	5mA	8mA	BGA-48-0608
PIN CONFIGURATIONS n BLOCK DIAGRAM										

n PIN CONFIGURATIONS

5 6 NC OE A0 Α1 Α2 CE2 Α CE1 NC NC АЗ NC В A4 (DQ0 NC Α5 A6 NC DQ4 С (vss DQ1 DQ5 VCC A17 A7 D vcc DQ2 NC A16 DQ6 vss Ε DQ3 NC NC (DQ7 A14 A15 F NC NC WE NC G A12 A13 A18 Α8 Α9 A10 A11 A19 Н WWW.DZSC.COM

48-ball BGA top view

n BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to change products and specifications without notice. Detailed product characteristic test report is available upon request and being accepted.

R0201-BH62UV8001 Revision 1.1



n PIN DESCRIPTIONS

Name	Function
A0-A19 Address Input	These 20 address inputs select one of the 1,048,576 x 8 bit in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
DQ0-DQ7 Data Input/Output Ports	8 bi-directional ports are used to read data from or write data into the RAM.
V _{cc}	Power Supply
V _{ss}	Ground

n TRUTH TABLE

MODE	CE1	CE2	WE	OE	I/O OPERATION	V _{CC} CURRENT
Chip De-selected	Н	X	X	Х	High Z	1 1
(Power Down)	Х	L	Х	Х	Tilgit Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	Н	Н	Н	High Z	Icc
Read	L	Н	Н	L	D _{OUT}	Icc
Write	L	Н	L	Х	D _{IN}	Icc

NOTES: H means V_{IH} ; L means V_{IL} ; X means don't care (Must be V_{IH} or V_{IL} state)

n ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 ⁽²⁾ to 4.6V	V
T _{BIAS}	Temperature Under Bias	-40 to +125 °C	
T _{STG}	Storage Temperature	-60 to +150	°С
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. –2.0V in case of AC pulse width less than 30 ns

n OPERATING RANGE

RANG	AMBIENT TEMPERATURE	V _{cc}
Industrial	-40°C to + 85°C	1.65V ~ 3.6V

n CAPACITANCE $^{(1)}$ (T_A = 25°C, f = 1.0MHz)

SYMBOL	PAMAMETER	CONDITIONS	MAX.	UNITS
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{IO}	Input/Output Capacitance	$V_{I/O} = 0V$	8	pF

1. This parameter is guaranteed and not 100% tested.



n DC ELECTRICAL CHARACTERISTICS (T_A = -40°C to +85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{CC}	Power Supply			1.65		3.6	٧
V _{IL}	Input Low Voltage		V _{CC} =1.8V V _{CC} =3.6V	-0.3 ⁽²⁾		0.4 0.6	V
V _{IH}	Input High Voltage		V _{CC} =1.8V V _{CC} =3.6V	1.4 2.2		V _{CC} +0.3 ⁽³⁾	V
I _{IL}	Input Leakage Current	$\frac{V_{\text{IN}} = 0V \text{ to } V_{\text{CC}},}{\text{CE1}} = V_{\text{IH}} \text{ or CE2} = V_{\text{IL}}$				1	uA
I _{LO}	Output Leakage Current	$\frac{V_{I/O}}{CE1} = 0V \text{ to } V_{CC},$ $\frac{V_{I/O}}{CE1} = V_{IH} \text{ or } CE2 = V_{IL} \text{ or } OE = V_{II}$	н	-1		1	uA
V _{OL}	Output Low Voltage	$V_{CC} = Max$, $I_{OL} = 0.1mA$ $V_{CC} = Max$, $I_{OL} = 2.0mA$	V _{CC} =1.8V V _{CC} =3.6V			0.2	٧
V _{OH}	Output High Voltage	$V_{CC} = Min, I_{OH} = -0.1mA$ $V_{CC} = Min, I_{OH} = -1.0mA$	V _{CC} =1.8V V _{CC} =3.6V	V _{CC} -0.2			V
Icc	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}}, \text{CE2} = \text{V}_{\text{IH}},$ $\text{I}_{\text{DQ}} = \text{0mA}, \text{f} = \text{F}_{\text{MAX}}^{(4)}$	V _{CC} =1.8V V _{CC} =3.6V		6 8	8 12	mA
I _{CC1}	Operating Power Supply Current	$\overline{\text{CE1}} = \text{V}_{\text{IL}} \text{ and CE2} = \text{V}_{\text{IH}},$ $\text{I}_{\text{DQ}} = \text{0mA}, \text{ f} = \text{1MHz}$	V _{CC} =1.8V V _{CC} =3.6V		1.0 1.5	1.5 2.0	mA
I _{CCSB}	Standby Current – TTL	$\overline{\text{CE1}} = \text{V}_{\text{IH}}, \text{ or CE2} = \text{V}_{\text{IL}},$ $\text{I}_{\text{DQ}} = \text{0mA}$	V _{CC} =1.8V V _{CC} =3.6V	-		0.5 1.0	mA
I _{CCSB1}	Standby Current – CMOS	$\label{eq:center_constraint} \begin{split} \overline{\text{CE1}} & \! \geq \! V_{\text{CC}}\text{-}0.2 \text{V or CE2} \! \leq \! 0.2 \text{V}, \\ V_{\text{IN}} \! \geq \! V_{\text{CC}}\text{-}0.2 \text{V or V}_{\text{IN}} \! \leq \! 0.2 \text{V} \end{split}$	V _{CC} =1.8V V _{CC} =3.6V		2.0 2.5 ⁽⁵⁾	12 15	uA


- 1. Typical characteristics are at $T_A\!\!=\!\!25^{O}\!C$ and not 100% tested.
- Typical distributions and at TA=25 of and not 100% tested.
 Undershoot: -1.0V in case of pulse width less than 20 ns.
 Overshoot: V_{CC}+1.0V in case of pulse width less than 20 ns.
- 4. F_{MAX}=1/t_{RC}. 5. V_{CC}=3.0V

n DATA RETENTION CHARACTERISTICS ($T_A = -40^{\circ}$ C to $+85^{\circ}$ C)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
\mathbf{V}_{DR}	V _{CC} for Data Retention	$\label{eq:center} \overline{\text{CE1}} \! \ge \! V_{\text{CC}} \! - \! 0.2 \text{V or CE2} \! \le \! 0.2 \text{V}, \\ V_{\text{IN}} \! \ge \! V_{\text{CC}} \! - \! 0.2 \text{V or V}_{\text{IN}} \! \le \! 0.2 \text{V}$		1.0	1	1	٧
ICCDR ⁽³⁾	Data Retention Current	$\label{eq:central_control_control} \overline{\text{CE1}} \! \ge \! V_{\text{CC}} \! - \! 0.2 \text{V or CE2} \! \le \! 0.2 \text{V}, \\ V_{\text{IN}} \! \ge \! V_{\text{CC}} \! - \! 0.2 \text{V or Vin} \! \le \! 0.2 \text{V}$	V _{CC} =1.2V	1	1.2	7.0	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform		0	1	1	ns
t _R	Operation Recovery Time			t _{RC} (2)	1	1	ns

^{1.} Typical characteristics are at T_A=25°C and not 100% tested.

n LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)




R0201-BH62UV8001 Revision 1.1


^{2.} t_{RC} = Read Cycle Time.



n LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



n AC TEST CONDITIONS (Test Load and Input/Output Reference)



1. Including jig and scope capacitance.

n KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOW
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH INPEDANCE "OFF" STATE

n AC ELECTRICAL CHARACTERISTICS (T_A = -40°C to +85°C)


READ CYCLE

JEDEC	PARANETER	DEGODIPTION		CYCLE TIME : 55ns			LINUTO
PARAMETER NAME	NAME	DESCRIPTION		MIN.	TYP.	MAX.	UNITS
t _{AVAX}	t _{RC}	Read Cycle Time		55			ns
t _{AVQX}	t _{AA}	Address Access Time				55	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time	(CE1)		-	55	ns
t _{E2LQV}	t _{ACS2}	Chip Select Access Time	(CE2)		1	55	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid				30	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z	(CE1)	10	1		ns
t _{E2LQX}	t _{CLZ2}	Chip Select to Output Low Z	(CE2)	10			ns
t _{GLQX}	t _{OLZ}	Output Enable to Output Low Z		5	1		ns
t _{E1HQZ}	t _{CHZ1}	Chip Select to Output High Z	(CE1)		1	25	ns
t _{E2HQZ}	t _{CHZ2}	Chip Select to Output High Z	(CE2)		1	25	ns
t _{GHQZ}	t _{OHZ}	Output Enable to Output High Z			-	25	ns
t _{AVQX}	t _{OH}	Data Hold from Address Change		10			ns




n SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE 1 (1,2,4)



READ CYCLE 2 (1,3,4)



READ CYCLE 3 (1,4)



NOTES

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- $4.\overline{OE} = V_{IL}$
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF. The parameter is guaranteed but not 100% tested.

R0201-BH62UV8001 5 Revision 1.1




n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}$ C to +85°C)

WRITE CYCLE

JEDEC PARAMETER	PARANETER	DESCRIPTION	CY	CLE TIME :	55ns	UNITS
NAME	NAME	DESCRIPTION	MIN.	TYP.	MAX.	ONITS
t _{AVAX}	twc	Write Cycle Time	55			ns
t _{AVWL}	t _{AS}	Address Set up Time	0			ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	45			ns
t _{ELWH}	t _{CW}	Chip Select to End of Write	45			ns
t _{WLWH}	t _{WP}	Write Pulse Width	35			ns
t _{WHAX}	t _{WR1}	Write Recovery Time (CE1, V	VE) 0			ns
t _{E2LAX}	t _{WR2}	Write Recovery Time (C	E2) 0			ns
t _{WLQZ}	t _{WHZ}	Write to Output High Z			20	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	25			ns
t _{WHDX}	t _{DH}	Data Hold from Write Time	0			ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z			25	ns
t _{WHQX}	tow	End of Write to Output Active	5			ns


n SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1 (1)





WRITE CYCLE 2 (1,6)




NOTES:

- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- t_{WR} is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low (\overline{OE} = V_{IL}).
- 7. D_{OUT} is the same phase of write data of this write cycle.
- 8. D_{OUT} is the read data of next address.
- If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured \pm 500mV from steady state with C_L = 5pF.
 - The parameter is guaranteed but not 100% tested.
- 11. t_{CW} is measured from the later of $\overline{CE1}$ going low or CE2 going high to the end of write.

R0201-BH62UV8001 7 Revision 1.1




n ORDERING INFORMATION




Note

Brilliance Semiconductor Inc. (BSI) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

n PACKAGE DIMENSIONS






NOTES:

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT. 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
- BALL PITCH e = 0.75

 D E N D1 E1



5.25

48 mini-BGA (6 x 8)



BH62UV8001

n Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	Remark
1.0	Initial Production Version	May 10,2006	Initial
1.1	Change I-grade operation temperature range - from -25°C to -40°C	May. 25, 2006	