


# DS1315 Phantom Time Chip

#### www.maxim-ic.com

## DESCRIPTION

The DS1315 Phantom Time Chip is a combination of a CMOS timekeeper and a nonvolatile memory controller. In the absence of power, an external battery maintains the timekeeping operation and provides power for a CMOS static RAM. The watch keeps track of hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The last day of the month is automatically adjusted for months with less than 31 days, including leap year correction. The watch operates in one of two formats: a 12-hour mode with an AM/PM indicator or a 24-hour mode. The nonvolatile controller supplies all the necessary support circuitry to convert a CMOS RAM to a nonvolatile memory. The DS1315 can be interfaced with either RAM or ROM without leaving gaps in memory.

## PIN CONFIGURATIONS



## **FEATURES**

- Real-Time Clock Keeps Track of Hundredths of Seconds, Seconds, Minutes, Hours, Days, Date of the Month, Months, and Years
- Adjusts for Months with Fewer than 31 Days
- Automatic Leap Year Correction Valid Up to 2100
- No Address Space Required to Communicate with RTC
- Provides Nonvolatile Controller Functions for Battery Backup of SRAM
- Supports Redundant Battery Attachment for High-Reliability Applications
- Full ±10% V<sub>CC</sub> Operating Range
- +3.3V or +5V Operation
- Industrial (-45°C to +85°C) Operating Temperature Ranges Available
- Drop-In Replacement for DS1215

## PIN DESCRIPTION

X1, X2	- 32.768 kHz Crystal Connection
WE	- Write Enable
BAT1	- Battery 1 Input
GND	- Ground
D	- Data Input
Q	- Data Output
$ROM/\overline{RAM}$	- ROM/RAM Mode Select
CEO	- Chip Enable Output
CEI	- Chip Enable Input
ŌE	- Output Enable
RST	- Reset
BAT2	- Battery 2 Input
$V_{CC0}$	- Switched Supply Output
$V_{CC1}$	- Power Supply Input

找了PDF

pie: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device ay be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.


# **ORDERING INFORMATION**

PART	TEMP RANGE	VOLTAGE (V)	PIN-PACKAGE	TOP MARK*
DS1315-33	$0^{\circ}$ C to $+70^{\circ}$ C	3.3	16 DIP (300 mils)	DS1315 336
DS1315N-33	-40°C to +85°C	3.3	16 DIP (300 mils)	DS1315 336
DS1315N-33+	-40°C to +85°C	3.3	16 DIP (300 mils)	DS1315 336
DS1315-5	$0^{\circ}$ C to $+70^{\circ}$ C	5	16 DIP (300 mils)	DS1315 56
DS1315N-5	-40°C to +85°C	5	16 DIP (300 mils)	DS1315 56
DS1315N-5+	-40°C to +85°C	5	16 DIP (300 mils)	DS1315 56
DS1315E-33	$0^{\circ}$ C to $+70^{\circ}$ C	3.3	20 TSSOP (4.4mm)	DS1315E XXXX-336
DS1315E-33+	$0^{\circ}$ C to $+70^{\circ}$ C	3.3	20 TSSOP (4.4mm)	DS1315E XXXX-336 +
DS1315EN-33	-40°C to +85°C	3.3	20 TSSOP (4.4mm)	DS1315E XXXX-336
DS1315EN-33+	-40°C to +85°C	3.3	20 TSSOP (4.4mm)	DS1315E XXXX-336 +
DS1315EN-33/T&R	-40°C to +85°C	3.3	20 TSSOP/Tape and Reel (4.4mm)	DS1315E XXXX-336
DS1315EN-33+T&R	-40°C to +85°C	3.3	20 TSSOP/Tape and Reel (4.4mm)	DS1315E XXXX-336 +
DS1315E-5	$0^{\circ}$ C to $+70^{\circ}$ C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56
DS1315E-5+	$0^{\circ}$ C to $+70^{\circ}$ C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56 +
DS1315EN-5	-40°C to +85°C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56
DS1315EN-5+	-40°C to +85°C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56 +
DS1315EN-5/T&R	-40°C to +85°C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56
DS1315EN-5+T&R	-40°C to +85°C	5	20 TSSOP (4.4mm)	DS1315E XXXX-56 +
DS1315S-33	$0^{\circ}$ C to $+70^{\circ}$ C	3.3	16 SO (300 mils)	DS1315 336
DS1315S-33+	$0^{\circ}$ C to $+70^{\circ}$ C	3.3	16 SO (300 mils)	DS1315 336+
DS1315SN-33	-40°C to +85°C	3.3	16 SO (300 mils)	DS1315 336
DS1315SN-33+	-40°C to +85°C	3.3	16 SO (300 mils)	DS1315 336+
DS1315S-5	0°C to +70°C	5	16 SO (300 mils)	DS1315 56
DS1315S-5+	0°C to +70°C	5	16 SO (300 mils)	DS1315 56+
DS1315SN-5	-40°C to +85°C	5	16 SO (300 mils)	DS1315S 56
DS1315SN-5+	-40°C to +85°C	5	16 SO (300 mils)	DS1315S 56+
DS1315S-5/T&R	0°C to +70°C	5	16 SO (300 mils)	DS1315S 56+
DS1315S-5+T&R	0°C to +70°C	5	16 SO (300 mils)	DS1315S 56+

<sup>+</sup> Denotes a lead-free/RoHS-compliant device.

\* A "+" symbol located anywhere on the top mark indicates a lead-free device. An "N" located in the bottom right-hand corner of the top of the package denotes an industrial device. "xxxx" can be any combination of characters.

Figure 1. Block Diagram



## Operation

Communication with the Time Chip is established by pattern recognition of a serial bit stream of 64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on data in (D). All accesses which occur prior to recognition of the 64-bit pattern are directed to memory via the chip enable output pin ( $\overline{\text{CEO}}$ ).

After recognition is established, the next 64 read or write cycles either extract or update data in the Time Chip and  $\overline{\text{CEO}}$  remains high during this time, disabling the connected memory.

Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control of chip enable input  $(\overline{CEI})$ , output enable  $(\overline{OE})$ , and write enable  $(\overline{WE})$ . Initially, a read cycle using the  $\overline{CEI}$  and  $\overline{OE}$  control of the Time Chip starts the pattern recognition sequence by moving pointer to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are executed using the  $\overline{CEI}$  and  $\overline{WE}$  control of the Time Chip. These 64 write cycles are used only to gain access to the Time Chip.

When the first write cycle is executed, it is compared to bit 1 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles as described above until all the bits in the comparison register have been matched. (This bit pattern is shown in Figure 2). With a correct match for 64 bits, the Time Chip is enabled and data transfer to or from the timekeeping registers may proceed. The next 64 cycles will cause the Time Chip to either receive data on D, or transmit data on Q, depending on the level of  $\overline{OE}$  pin or the  $\overline{WE}$  pin. Cycles to other locations outside the memory block can be interleaved with  $\overline{CEI}$  cycles without interrupting the pattern recognition sequence or data transfer sequence to the Time Chip.

A standard 32.768 kHz quartz crystal can be directly connected to the DS1315 via pins 1 and 2 (X1, X2). The crystal selected for use should have a specified load capacitance (C<sub>L</sub>) of 6 pF. For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Dallas Real Time Clocks."




Figure 2. Time Chip Comparison Register Definition

**Note:** The pattern recognition in Hex is C5, 3A, A3, 5C, C5, 3A, A3, 5C. The odds of this pattern being accidentally duplicated and causing inadvertent entry to the Phantom Time Chip are less than 1 in  $10^{19}$ .

## Nonvolatile Controller Operation

The operation of the nonvolatile controller circuits within the Time Chip is determined by the level of the  $ROM/\overline{RAM}$  select pin. When  $ROM/\overline{RAM}$  is connected to ground, the controller is set in the RAM mode and performs the circuit functions required to make CMOS RAM and the timekeeping function nonvolatile. A switch is provided to direct power from the battery inputs or  $V_{CCI}$  to  $V_{CCO}$  with a maximum voltage drop of 0.3 volts. The  $V_{CCO}$  output pin is used to supply uninterrupted power to CMOS SRAM. The DS1315 also performs redundant battery control for high reliability. On power-fail, the battery with the highest voltage is automatically switched to  $V_{CCO}$ . If only one battery is used in the system, the unused battery input should be connected to ground.

The DS1315 safeguards the Time Chip and RAM data by power-fail detection and write protection. Power-fail detection occurs when  $V_{CCI}$  falls below  $V_{PF}$  which is set by an internal bandgap reference. The DS1315 constantly monitors the  $V_{CCI}$  supply pin. When  $V_{CCI}$  is less than  $V_{PF}$ , power-fail circuitry forces the chip enable output ( $\overline{CEO}$ ) to  $V_{CCI}$  or  $V_{BAT}$ -0.2 volts for external RAM write protection. During nominal supply conditions,  $\overline{CEO}$  will track  $\overline{CEI}$  with a propagation delay. Internally, the DS1315 aborts any data transfer in progress without changing any of the Time Chip registers and prevents future access until  $V_{CCI}$  exceeds  $V_{PF}$ . A typical RAM/Time Chip interface is illustrated in Figure 3.

When the ROM/ $\overline{RAM}$  pin is connected to  $V_{CCO}$ , the controller is set in the ROM mode. Since ROM is a read-only device that retains data in the absence of power, battery backup and write protection is not required. As a result, the chip enable logic will force  $\overline{CEO}$  low when power fails. However, the Time Chip does retain the same internal nonvolatility and write protection as described in the RAM mode. A typical ROM/Time Chip interface is illustrated in Figure 4.

**CMOS STATIC RAM** A0 - AN A0 – AN DATA I/O D0 - D7 WE ŌĒ OE CE Vcc DS1315 CEO Vcco ŌE D WE Q CE V<sub>CCI</sub> Vcc ROM/ RAM RST RST BAT<sub>1</sub> BAT<sub>2</sub> 32.768 KHz

Figure 3. DS1315-to-RAM/Time Chip Interface




Figure 4. ROM/Time Chip Interface

# **Time Chip Register Information**

Time Chip information is contained in eight registers of 8 bits, each of which is sequentially accessed 1 bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the Time Chip registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 5.

Data contained in the Time Chip registers is in binary coded decimal format (BCD). Reading and writing the registers is always accomplished by stepping though all eight registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.

#### AM-PM/12/24 Mode

Bit 7 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20-23 hours).


#### **Oscillator and Reset Bits**

Bits 4 and 5 of the day register are used to control the reset and oscillator functions. Bit 4 controls the reset pin input. When the reset bit is set to logic 1, the reset input pin is ignored. When the reset bit is set to logic 0, a low input on the reset pin will cause the Time Chip to abort data transfer without changing data in the timekeeping registers. Reset operates independently of all other in-puts. Bit 5 controls the oscillator. When set to logic 0, the oscillator turns on and the real time clock/calendar begins to increment.

## **Zero Bits**

Registers 1, 2, 3, 4, 5, and 6 contain 1 or more bits that will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

Figure 5. Time Chip Register Definition



## **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to Ground Operating Temperature Range, Commercial Operating Temperature Range, Industrial Storage Temperature Range Soldering Temperature -0.3V to +7.0V 0°C to +70°C -45°C to +85°C -55°C to +125°C

See IPC/JEDEC J-STD-020

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage 5	$V_{CC}$	4.5	5.0	5.5	V	1
Volt Operation						
Power Supply Voltage 3.3	$V_{CC}$	3.0	3.3	3.6	V	1
Volt Operation						
Input Logic 1	$V_{\mathrm{IH}}$	2.2		V <sub>CC</sub> +0.3	V	1
Input Logic 0	$V_{\mathrm{IL}}$	-0.3		+0.6	V	1
Battery Voltage V <sub>BAT1</sub> or	$V_{\mathrm{BAT1,}}$	2.5		3.7	V	
$V_{\mathrm{BAT2}}$	$V_{\mathrm{BAT2}}$					

## DC OPERATING ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} = 5.0 \pm 10\%)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V <sub>CC</sub> Power	$I_{CC1}$			6	mA	6
Supply Current						
V <sub>CC</sub> Power Supply Current,	$I_{\rm CC01}$			150	mA	7
$(V_{CC0} = V_{CCI}-0.3)$						
TTL Standby Current	$I_{CC2}$			4	mA	6
$(\overline{\text{CEI}} = V_{\text{IH}})$						
CMOS Standby Current	$I_{CC3}$			1.3	mA	6
$(\overline{\text{CEI}} = V_{\text{CCI}} - 0.2)$						
Input Leakage Current	$ m I_{IL}$	-1		+1	μA	10
(any input)						
Output Leakage Current	$I_{OL}$	-1		+1	μA	
(any input)						
Output Logic 1 Voltage	$ m V_{OH}$	2.4			V	2
$(I_{OUT} = -1.0 \text{ mA})$						
Output Logic 0 Voltage	$ m V_{OL}$			0.4	V	2
$(I_{OUT} = 4.0 \text{ mA})$						
Power-Fail Trip Point	$ m V_{PF}$	4.25		4.5	V	
Battery Switch Voltage	$V_{\mathrm{SW}}$		$V_{BAT1}$ ,			13
			$V_{BAT2}$			

# DC POWER DOWN ELECTRICAL CHARACTERISTICS

(0°C to 70°C;  $V_{CC} < 4.5V$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CEO Output Voltage	$V_{CEO}$	V <sub>CCI</sub> -0.2			V	8
		or				
		$V_{BAT1,2}$				
		-0.2				
V <sub>BAT1</sub> or V <sub>BAT2</sub> Battery	$I_{BAT}$			0.5	μΑ	6
Current						
Battery Backup Current	$I_{CCO2}$			10	μΑ	9
@ $V_{CCO} = V_{BAT} - 0.2V$					-	

## **AC ELECTRICAL OPERATING CHARACTERISTICS**

**ROM/RAM** = **GND** (0°C to 70°C;  $V_{CC} = 5.0 \pm 10\%$ )

110 m 10 m - 0110				(0.010, 0.00)			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Read Cycle Time	$t_{ m RC}$	65			ns		
CEI Access Time	$t_{CO}$			55	ns		
OE Access Time	$t_{OE}$			55	ns		
CEI to Output Low Z	$t_{\rm COE}$	5			ns		
OE to Output Low Z	t <sub>OEE</sub>	5			ns		
CEI to Output High Z	$t_{\mathrm{OD}}$			25	ns		
OE to Output High Z	t <sub>ODO</sub>			25	ns		
Read Recovery	$t_{RR}$	10			ns		
Write Cycle	$t_{WC}$	65			ns		
Write Pulse Width	$t_{\mathrm{WP}}$	55			ns		
Write Recovery	$t_{\mathrm{WR}}$	10			ns	4	
Data Setup	$t_{\mathrm{DS}}$	30			ns	5	
Data Hold Time	$t_{\mathrm{DH}}$	0			ns	5	
CEI Pulse Width	$t_{CW}$	55			ns		
OE Pulse Width	$t_{\rm OW}$	55			ns		
RST Pulse Width	t <sub>RST</sub>	65			ns		

# **AC ELECTRICAL OPERATING CHARACTERISTICS**

**ROM/RAM** =  $V_{CCO}$  (0°C to 70°C;  $V_{CC} = 5.0 \pm 10\%$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	65	111	172122	ns	1,0125
CEI Access Time	t <sub>CO</sub>			55	ns	
OE Access Time	$t_{OE}$			55	ns	
CEI to Output Low Z	t <sub>COE</sub>	5			ns	
OE to Output Low Z	t <sub>OEE</sub>	5			ns	
CEI to Output High Z	t <sub>OD</sub>			25	ns	
OE to Output High Z	t <sub>ODO</sub>			25	ns	
Address Setup Time	t <sub>AS</sub>	5			ns	
Address Hold Time	$t_{AH}$	5			ns	
Read Recovery	$t_{RR}$	10			ns	
Write Cycle	$t_{ m WC}$	65			ns	
CEI Pulse Width	$t_{CW}$	55			ns	
OE Pulse Width	$t_{OW}$	55			ns	
Write Recovery	$t_{\mathrm{WR}}$	10			ns	4
Data Setup	$t_{\mathrm{DS}}$	30			ns	5
Data Hold Time	t <sub>DH</sub>	0			ns	5
RST Pulse Width	t <sub>RST</sub>	65			ns	

# DC OPERATING ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{CC} = 3.3 \pm 10\%)$ 

				(0 6 10 70	$C$ , $V_{CC} =$	3.3 ± 10%)
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V <sub>CC</sub> Power	$I_{CC1}$			3	mA	6
Supply Current						
Average V <sub>CC</sub> Power	$I_{CC01}$			100	mA	7
Supply Current,						
$(V_{CCO} = V_{CCI}-0.3)$						
TTL Standby Current	$I_{CC2}$			2	mA	6
$(\overline{\text{CEI}} = V_{\text{IH}})$						
CMOS Standby Current	$I_{CC3}$			1	mA	6
$(\overline{\text{CEI}} = V_{\text{CCI}} - 0.2)$						
Input Leakage Current	$I_{IL}$	-1		+1	μΑ	
(any input)						
Output Leakage Current	$I_{LO}$	-1		+1	μA	
(any input)						
Output Logic 1 Voltage	$V_{OH}$	2.4			V	2
$(I_{OUT} = 0.4 \text{ mA})$						
Output Logic 0 Voltage	$V_{OL}$			0.4	V	2
$(I_{OUT} = 1.6 \text{ mA})$						
Power-Fail Trip Point	$V_{PF}$	2.8		2.97	V	
Battery Switch Voltage	$ m V_{SW}$		$V_{BAT1}$ ,			14
			$V_{BAT2}$ ,			
			or $V_{PF}$			

# DC POWER DOWN ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} < 2.97\text{V})$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CEO Output Voltage	$V_{CEO}$	$V_{CCI}$			V	8
		or				
		$V_{BAT1,2}$				
		-0.2				
$V_{BAT1}$ OR $V_{BAT2}$	$I_{BAT}$			0.3	μA	6
Battery Current						
Battery Backup Current	$I_{CCO2}$			10	μA	9
@ $V_{CCO} = V_{BAT} - 0.2$						

# **AC ELECTRICAL OPERATING CHARACTERISTICS**

**ROM/RAM** = **GND** (0°C to 70°C;  $V_{CC} = 3.3 \pm 10\%$ )

KOWI/KAWI - GIND	$(0.01070.0, v_{CC} = 3.3 \pm 10.3)$						
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Read Cycle Time	$t_{RC}$	120			ns		
CEI Access Time	t <sub>CO</sub>			100	ns		
OE Access Time	t <sub>OE</sub>			100	ns		
CEI to Output Low Z	$t_{COE}$	5			ns		
OE to Output Low Z	t <sub>OEE</sub>	5			ns		
CEI to Output High Z	t <sub>OD</sub>			40	ns		
OE to Output High Z	t <sub>ODO</sub>			40	ns		
Read Recovery	t <sub>RR</sub>	20			ns		
Write Cycle	$t_{WC}$	120			ns		
Write Pulse Width	$t_{\mathrm{WP}}$	100			ns		
Write Recovery	$t_{\mathrm{WR}}$	20			ns	4	
Data Setup	$t_{ m DS}$	45			ns	5	
Data Hold Time	t <sub>DH</sub>	0			ns	5	
CEI Pulse Width	$t_{CW}$	100			ns		
OE Pulse Width	$t_{\rm OW}$	100			ns		
RST Pulse Width	$t_{RST}$	120			ns		

# **AC ELECTRICAL OPERATING CHARACTERISTICS**

**ROM/RAM** =  $V_{CCO}$  (0°C to 70°C;  $V_{CC} = 3.3 \pm 10\%$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	$t_{RC}$	120			ns	
CEI Access Time	$t_{CO}$			100	ns	
OE Access Time	t <sub>OE</sub>			100	ns	
CEI to Output Low Z	t <sub>COE</sub>	5			ns	
OE to Output Low Z	t <sub>OEE</sub>	5			ns	
CEI to Output High Z	t <sub>OD</sub>			40	ns	
OE to Output High Z	t <sub>ODO</sub>			40	ns	
Address Setup Time	t <sub>AS</sub>	10			ns	
Address Hold Time	$t_{AH}$	10			ns	
Read Recovery	t <sub>RR</sub>	20			ns	
Write Cycle	$t_{ m WC}$	120			ns	
CEI Pulse Width	$t_{CW}$	100			ns	
OE Pulse Width	$t_{OW}$	100			ns	
Write Recovery	$t_{\mathrm{WR}}$	20			ns	4
Data Setup	$t_{\mathrm{DS}}$	45			ns	5
Data Hold Time	$t_{\mathrm{DH}}$	0			ns	5
RST Pulse Width	$t_{RST}$	120			ns	

**CAPACITANCE**  $(t_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_{IN}$			10	pF	
Output Capacitance	$C_{OUT}$			10	pF	

WE = V<sub>IH</sub>

CEI

too


too

too

output data valid

Figure 6. Timing Diagram: Read Cycle to Time Chip  $ROM/\overline{RAM} = GND$ 

Figure 7. Timing Diagram: Write Cycle to Time Chip  $ROM/\overline{RAM} = GND$ 






Figure 8. Timing Diagram: Read Cycle to Time Chip ROM/ $\overline{RAM} = V_{CCO}$ 

Figure 9. Timing Diagram: Write Cycle to Time Chip ROM/ $\overline{RAM} = V_{CCO}$ 





Figure 10. Timing Diagram: Reset Pulse



# 5V DEVICE POWER-UP POWER-DOWN CHARACTERISTICS,

 $ROM/\overline{RAM} = V_{CCO} OR GND$ 

(0°C to 70°C) **PARAMETER** UNITS **NOTES SYMBOL MIN TYP MAX** Recovery Time at 2.5 1.5 mS 11  $t_{REC}$ Power-Up V<sub>CC</sub> Slew Rate Power-Down 300 11  $t_F$  $\mu s$  $V_{PF}(max)$  to  $V_{PF}(min)$ V<sub>CC</sub> Slew Rate Power-Down 10 11 μs  $t_{FB}$  $V_{PF}(min)$  to  $V_{SW}$ V<sub>CC</sub> Slew Rate Power-Up 0 11  $t_R$ μs  $V_{PF}(min)$  to  $V_{PF}(max)$ CEI High to Power-Fail 0 11  $t_{PF}$  $\mu s$ **CEI** Propagation Delay 5 2, 3, 11  $t_{PD}$ ns

Figure 11. 5V Power-Up Condition





Figure 12. 5V Power-Down Condition



# 3.3V DEVICE POWER-UP POWER-DOWN CHARACTERISTICS,

 $ROM/\overline{RAM} = V_{CCO} OR GND \qquad (0^{\circ}C \text{ to } 70^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Recovery Time at	4	1.5		2.5		12
Power-Up	$t_{ m REC}$	1.5		2.5	ms	12
V <sub>CC</sub> Slew Rate						
Power-Down	$t_{\mathrm{F}}$	300			μs	12
$V_{PF}(max)$ to $V_{PF}(min)$						
V <sub>CC</sub> Slew Rate						
Power-Up	$t_{\mathrm{R}}$	0			μs	12
$V_{PF}(min)$ to $V_{PF}(max)$						
CEI High to Power-Fail	$t_{\mathrm{PF}}$	0			μs	12
CEI Propagation Delay	$t_{ m PD}$			10	ns	2, 3, 11

## NOTES:

- 1) All voltages are referenced to ground.
- 2) Measured with load shown in Figure 15.
- 3) Input pulse rise and fall times equal 10 ns.
- 4) t<sub>WR</sub> is a function of the latter occurring edge of WE or CE in RAM mode, or OE or CE in ROM mode.
- 5)  $t_{DH}$  and  $t_{DS}$  are functions of the first occurring edge of WE or CE in RAM mode, or OE or CE in ROM mode.
- 6) Measured without RAM connected.
- 7) I<sub>CCO1</sub> is the maximum average load current the DS1315 can supply to external memory.
- 8) Applies to CEO with the ROM/RAM pin grounded. When the ROM/RAM pin is connected to  $V_{CCO}$ ,  $\overline{CEO}$  will go to a low level as  $V_{CCI}$  falls below  $V_{BAT}$ .
- 9)  $I_{CCO2}$  is the maximum average load current that the DS1315 can supply to memory in the battery backup mode.
- 10) Applies to all input pins except RST . RST is pulled internally to  $V_{\text{CCI}}$ .
- 11) See Figures 11 and 12.
- 12) See Figures 13 and 14.
- 13)  $V_{SW}$  is determined by the larger of  $V_{BAT1}$  and  $V_{BAT2}$ .
- 14)  $V_{SW}$  is determined by the smaller of  $V_{BAT1}$ ,  $V_{BAT2}$ , and  $V_{PF}$ .

Figure 13. 3.3V Power-Up Condition




Figure 14. 3.3V Power-Down Condition






Figure 15. Output Load




# **PIN CONFIGURATIONS (continued)**




## PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/DallasPackInfo.">www.maxim-ic.com/DallasPackInfo.</a>)

## 16-PIN DIP



## **16-PIN SO**



## **16-PIN TSSOP**

