

April 2007

DS25BR100

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and **Receive Equalization**

General Description

The DS25BR100 is a single channel 3.125 Gbps LVDS buffer optimized for high-speed signal transmission over lossy FR-4 printed circuit board backplanes and balanced metallic cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

The DS25BR100 features transmit pre-emphasis (PE) and receive equalization (EQ), making it ideal for use as a repeater device. Other LVDS devices with similar IO characteristics include the following products. The DS25BR120 features four levels of pre-emphasis for use as an optimized driver device, while the DS25BR110 features four levels of equalization for use as an optimized receiver device. The DS25BR150 is a buffer/repeater with the lowest power consumption and does not feature transmit pre-emphasis nor receive equalization.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires minimal space on the board while the flow-through pinout allows easy board layout. The differential inputs and outputs are internally terminated with a 100Ω resistor to lower device input and output return losses, reduce component count, and further minimize board space.


Features

- DC 3.125 Gbps low jitter, high noise immunity, low power operation
- Receive equalization reduces ISI jitter due to media loss
- Transmit pre-emphasis drives lossy backplanes and
- On-chip 100Ω input and output termination minimizes insertion and return losses, reduces component count and minimizes board space
- 7 kV ESD on LVDS I/O pins protects adjoining components
- Small 3 mm x 3 mm 8-LLP space saving package

Applications


- Clock and data buffering
- Metallic cable driving and equalization
- FR-4 equalization

Typical Application






Block Diagram



Pin Diagram



Pin Descriptions

Pin Name	Pin Name	Pin Type	Pin Description
EQ	1	Input	Equalizer select pin.
IN+	2	Input	Non-inverting LVDS input pin.
IN-	3	Input	Inverting LVDS input pin.
PE	4	Input	Pre-emphasis select pin.
NC	5	NA	"NO CONNECT" pin.
OUT-	6	Output	Inverting LVDS output pin.
OUT+	7	Output	Non-inverting LVDS Output pin.
VCC	8	Power	Power supply pin.
GND	DAP	Power	Ground pad (DAP - die attach pad).

Control Pins (PE and EQ) Truth Table

EQ	PE	Equalization Level	Pre-emphasis Level
0	0	Low (Approx. 4 dB at 1.56 GHz)	Off
0	1	Low (Approx. 4 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)
1	0	Medium (Approx. 8 dB at 1.56 GHz)	Off
1	1	Medium (Approx. 8 dB at 1.56 GHz)	Medium (Approx. 6 dB at 1.56 GHz)

Ordering Codes and Configurations

NSID	Function	Available Equalization Levels	Available Pre-emphasis Levels
DS25BR100TSD	Buffer/Repeater	Low / Medium	Off / Medium
DS25BR110TSD	Receiver	Off / Low / Medium / High	NA
DS25BR120TSD	Driver	NA	Off / Low / Medium / High
DS25BR150TSD	Buffer/Repeater	NA	NA

≥1250V

Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to +4V LVCMOS Input Voltage (EQ, PE) -0.3V to $(V_{CC} + 0.3V)$ LVDS Input Voltage (IN+, IN-) -0.3V to +4VLVDS Differential Input Voltage ((IN+) - (IN-)) 0V to 1V LVDS Output Voltage (OUT+, OUT-) -0.3V to +4V LVDS Differential Output Voltage ((OUT+) - (OUT-)) 0V to 1V LVDS Output Short Circuit Current 5 ms Duration +150°C Junction Temperature Storage Temperature Range -65°C to +150°C Lead Temperature Range Soldering (4 sec.) +260°C Maximum Package Power Dissipation at 25°C SDA Package 2.08W Derate SDA Package 16.7 mW/°C above +25°C

Package Thermal Resistance	
θ_{JA}	+60.0°C/W
$\theta_{ m JC}$	+12.3°C/W
ESD Susceptibility	
HBM (Note 1)	≥7 kV
MM (Note 2)	≥250V

Note 1: Human Body Model, applicable std. JESD22-A114C Note 2: Machine Model, applicable std. JESD22-A115-A Note 3: Field Induced Charge Device Model, applicable std. JESD22-C101-C

Recommended Operating Conditions

CDM (Note 3)

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V_{ID})			1.0	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C

DC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 5, 6, 7)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS	S INPUT DC SPECIFICATIONS (EQ, PE)					
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V
V_{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	V _{IN} = 3.6V V _{CC} = 3.6V		0	±10	μА
I _{IL}	Low Level Input Current	$V_{IN} = GND$ $V_{CC} = 3.6V$		0	±10	μА
V _{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0V$		-0.9	-1.5	V
LVDS O	UTPUT DC SPECIFICATIONS (OUT+, OUT-)					
V _{OD}	Differential Output Voltage		250	350	450	mV
ΔV _{OD}	Change in Magnitude of V _{OD} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
$\overline{V_{os}}$	Offset Voltage		1.05	1.2	1.375	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
I _{os}	Output Short Circuit Current (Note 8)	OUT to GND, PE = 0		-35	-55	mA
		OUT to V _{CC} , PE = 0		7	55	mA
C _{OUT}	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R _{OUT}	Output Termination Resistor	Between OUT+ and OUT-		100		Ω

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
LVDS INPUT DC SPECIFICATIONS (IN+, IN-)							
V _{ID}	Input Differential Voltage		0		1	V	
V _{TH}	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC} -0.05V$		0	+100	mV	
V _{TL}	Differential Input Low Threshold		-100	0		mV	
V _{CMR}	Common Mode Voltage Range	V _{ID} = 100 mV	0.05		V _{CC} - 0.05	V	
I _{IN}	Input Current	V _{IN} = GND or 3.6V V _{CC} = 3.6V or 0.0V		±1	±10	μА	
C _{IN}	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF	
R _{IN}	Input Termination Resistor	Between IN+ and IN-		100		Ω	
SUPPLY	CURRENT						
I _{CC}	Supply Current	EQ = 0, PE = 0		35	43	mA	

Note 4: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD} .

Note 7: Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 8: Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

AC Electrical Characteristics (Note 11)

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 9, 10)

Symbol Parameter		Conc	litions	Min	Тур	Max	Units
LVDS (OUTPUT AC SPECIFICATIONS (OUT+, OUT-)	1					
t _{PHLD}	Differential Propagation Delay High to Low	$R_1 = 100\Omega$			350	465	ps
t _{PLHD}	Differential Propagation Delay Low to High	11[- 10052			350	465	ps
t _{SKD1}	Pulse Skew It _{PLHD} – t _{PHLD} I (Note 12)				45	100	ps
t _{SKD2}	Part to Part Skew (Note 13)					150	ps
t _{LHT}	Rise Time				80	150	ps
t _{HLT}	Fall Time	$R_L = 100\Omega$			80	150	ps
	PERFORMANCE WITH PE = OFF AND EQ = L	.OW (Figures 6. 7)					
t _{RJ1A}		$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1	ps
	Random Jitter (RMS Value)	$V_{CM} = 1.2V$	2.0 0000		0.0	<u>'</u>	Po
t _{RJ2A}	Input Test Channel D	Clock (RZ)	3.125 Gbps		0.5	1	ps
	(Note 14)	PE = 0, EQ = 0				-	"
t _{DJ1A}		V _{ID} = 350 mV	2.5 Gbps		1	16	ps
t _{DJ2A}	Deterministic Jitter (Peak to Peak)	$V_{CM} = 1.2V$					<u> </u>
-DJ2A	Input Test Channel D (Note 15)	K28.5 (NRZ)	3.125 Gbps		11	31	ps
	(Note 15)	PE = 0, EQ = 0					
t _{TJ1A}	Total litter (Deals to Deals)	V _{ID} = 350 mV	2.5 Gbps		0.03	0.09	UI _{P-P}
t _{TJ2A}	Total Jitter (Peak to Peak) Input Test Channel D	$V_{CM} = 1.2V$					
.027	(Note 16)	PRBS-23 (NRZ)	3.125 Gbps		0.06	0.14	UI _{P-P}
		PE = 0, EQ = 0					
JITTER	R PERFORMANCE WITH PE = OFF AND EQ = N	MEDIUM (Figures 6, 7)		-			
t _{RJ1B}	Random Jitter (RMS Value)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1	ps
t _{RJ2B}	Input Test Channel E	$V_{CM} = 1.2V$					
	(Note 14)	Clock (RZ)	3.125 Gbps		0.5	1	ps
	,	PE = 0, EQ = 1					
t _{DJ1B}	Deterministic Jitter (Peak to Peak)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		10	29	ps
$t_{\rm DJ2B}$	Input Test Channel E	$V_{CM} = 1.2V$					
	(Note 15)	K28.5 (NRZ)	3.125 Gbps		27	43	ps
		PE = 0, EQ = 1	0.5.01		0.07	0.40	
t _{TJ1B}	Total Jitter (Peak to Peak)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps	_	0.07	0.12	UI _{P-P}
t_{TJ2B}	Input Test Channel E	$V_{CM} = 1.2V$	0.405.01		0.40	0.47	l
	(Note 16)	' '	PRBS-23 (NRZ) 3.125 Gbps PE = 0, EQ = 1		0.12	0.17	UI _{P-P}
UTTER	_ R PERFORMANCE WITH PE = MEDIUM AND EC		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				
	Random Jitter (RMS Value)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1	ne
t _{RJ1C}	Input Test Channel D	$V_{CM} = 330 \text{ HeV}$	2.5 Gbps		0.5	'	ps
t _{RJ2C}	Output Test Channel B	Clock (RZ)	3.125 Gbps		0.5	1	ne
	(Note 14)	PE = 1, EQ = 0	3.123 Gbps		0.5	'	ps
t _{DJ1C}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps	+	29	57	ps
	Input Test Channel D	$V_{CM} = 1.2V$	2.0 0.000		1 20	- 3 ,	P3
t _{DJ2C}	Output Test Channel B	K28.5 (NRZ)	3.125 Gbps		29	51	ps
	(Note 15)	PE = 1, EQ = 0	320 3.550				"
t _{TJ1C}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps	1	0.10	0.19	UI _{P-P}
	Input Test Channel D	$V_{CM} = 1.2V$					- P-P
t _{TJ2C}	Output Test Channel B	PRBS-23 (NRZ)	3.125 Gbps		0.13	0.22	UI _{P-P}
		PE = 1, EQ = 0	1		1	ı	I P-P

Symbol	Parameter	Condi	Min	Тур	Max	Units		
JITTER I	JITTER PERFORMANCE WITH PE = MEDIUM AND EQ = MEDIUM (<i>Figures 5, 7</i>)							
t _{RJ1D}	Random Jitter (RMS Value)	V _{ID} = 350 mV	2.5 Gbps		0.5	1.1	ps	
t _{RJ2D}	Input Test Channel E Output Test Channel B (Note 14)	V _{CM} = 1.2V Clock (RZ) PE = 1, EQ = 1	3.125 Gbps		0.5	1	ps	
t _{DJ1D}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		41	77	ps	
t _{DJ2D}	Input Test Channel E Output Test Channel B (Note 15)	V _{CM} = 1.2V K28.5 (NRZ) PE = 1, EQ = 1	3.125 Gbps		46	98	ps	
t _{TJ1D}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		0.13	0.20	UI _{P-P}	
t _{TJ2D}	Input Test Channel E Output Test Channel B (Note 16)	V _{CM} = 1.2V PRBS-23 (NRZ) PE = 1, EQ = 1	3.125 Gbps		0.19	0.30	UI _{P-P}	

Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 10: Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 11: Specification is guaranteed by characterization and is not tested in production.

Note 12: t_{SKD1} , $|t_{PLHD} - t_{PHLD}|$, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 13: t_{SKD2} , Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

Note 14: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Note 15: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.

Note 16: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.

DC Test Circuits




FIGURE 1. Differential Driver DC Test Circuit

AC Test Circuits and Timing Diagrams




FIGURE 2. Differential Driver AC Test Circuit




FIGURE 3. Propagation Delay Timing Diagram




FIGURE 4. LVDS Output Transition Times

Pre-Emphasis and Equalization Test Circuits




FIGURE 5. Pre-emphasis and Equalization Performance Test Circuit




FIGURE 6. Equalization Performance Test Circuit




FIGURE 7. Test Channel Description

Test Channel Loss Characteristics


The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

Test Channel	Length	Insertion Loss (dB)					
	(inches)	500 MHz	750 MHz	1000 MHz	1250 MHz	1500 MHz	1560 MHz
Α	10	-1.2	-1.7	-2.0	-2.4	-2.7	-2.8
В	20	-2.6	-3.5	-4.1	-4.8	-5.5	-5.6
С	30	-4.3	-5.7	-7.0	-8.2	-9.4	-9.7
D	15	-1.6	-2.2	-2.7	-3.2	-3.7	-3.8
E	30	-3.4	-4.5	-5.6	-6.6	-7.7	-7.9
F	60	-7.8	-10.3	-12.4	-14.5	-16.6	-17.0

Device Operation


INPUT INTERFACING

The DS25BR100 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25BR100 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25BR100 inputs are internally terminated with a 100Ω resistor.




Typical LVDS Driver DC-Coupled Interface to DS25BR100 Input

CML3.3V or CML2.5V




Typical CML Driver DC-Coupled Interface to DS25BR100 Input



Typical LVPECL Driver DC-Coupled Interface to DS25BR100 Input


OUTPUT INTERFACING

The DS25BR100 outputs signals compliant to the LVDS standard. It can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Typical DS25BR100 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver


Typical Performance



Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length




A 2.5 Gbps NRZ PRBS-7 After 60" Differential FR-4 Stripline V:125 mV / DIV, H:75 ps / DIV




A 3.125 Gbps NRZ PRBS-7 After 60"


Differential FR-4 Stripline
V:125 mV / DIV, H:50 ps / DIV




Maximum Data Rate as a Function of CAT5e (Belden 1700A) Length




An Equalized (with PE and EQ) 2.5 Gbps NRZ PRBS-7 After The 40" Input and 20" Output Differential Stripline (Figure 5) V:125 mV / DIV, H:75 ps / DIV




An Equalized (with PE and EQ) 3.125 Gbps NRZ PRBS-7 After The 40" Input and 20" Output Differential Stripline (Figure 5) V:125 mV / DIV, H:50 ps / DIV




Total Jitter as a Function of Data Rate




Total Jitter as a Function of Input Amplitude



Power Supply Current as a Function of Frequency




Total Jitter as a Function of Data Rate



Total Jitter as a Function of Input Amplitude

ational com

Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS25BR100TSD
NS Package Number SDA08A
(See AN-1187 for PCB Design and Assembly Recommendations)

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560