



March 2007

FDS8858CZ

Dual N & P-Channel PowerTrench® MOSFET

N-Channel: 30V, 8.6A, 17.0mΩ P-Channel: -30V, -7.3A, 20.5mΩ

Features

Q1: N-Channel

- Max $r_{DS(on)}$ = 17mΩ at V_{GS} = 10V, I_D = 8.6A
- Max $r_{DS(on)}$ = 20mΩ at V_{GS} = 4.5V, I_D = 7.3A

Q2: P-Channel

- Max $r_{DS(on)}$ = 20.5mΩ at V_{GS} = -10V, I_D = -7.3A
- Max $r_{DS(on)}$ = 34.5mΩ at V_{GS} = -4.5V, I_D = -5.6A
- High power and handling capability in a widely used surface mount package
- Fast switching speed





General Description

These dual N and P-Channel enhancement mode power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Application

- Inverter
- Synchronous Buck



MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
V_{DS}	Drain to Source Voltage	30	-30	V
V_{GS}	Gate to Source Voltage	± 20	± 25	V
I_D	Drain Current - Continuous T_A = 25°C	8.6	-7.3	A
P_D	Power Dissipation for Dual Operation	2.0	W	
	Power Dissipation for Single Operation T_A = 25°C (Note 1a)	1.6		
	T_A = 25°C (Note 1c)	0.9		
T_J , T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150		°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Note 1)	40	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	78	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDS8858CZ	FDS8858CZ	SO-8	13"	12mm	2500 units



Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
--------	-----------	-----------------	------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$ $I_D = -250\mu\text{A}, V_{GS} = 0\text{V}$	Q1 Q2	30 -30			V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}, \text{referenced to } 25^\circ\text{C}$ $I_D = -250\mu\text{A}, \text{referenced to } 25^\circ\text{C}$	Q1 Q2		22 22		$\text{mV}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{V}, V_{GS} = 0\text{V}$ $V_{DS} = -24\text{V}, V_{GS} = 0\text{V}$	Q1 Q2			1 -1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$ $V_{GS} = \pm 25\text{V}, V_{DS} = 0\text{V}$	Q1 Q2			± 10 ± 10	μA

On Characteristics

$V_{GS(\text{th})}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$ $V_{GS} = V_{DS}, I_D = -250\mu\text{A}$	Q1 Q2	1 -1	1.6 -2.1	3 -3	V
$\frac{\Delta V_{GS(\text{th})}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\mu\text{A}, \text{referenced to } 25^\circ\text{C}$ $I_D = -250\mu\text{A}, \text{referenced to } 25^\circ\text{C}$	Q1 Q2		-5.4 -6.0		$\text{mV}/^\circ\text{C}$
$r_{DS(\text{on})}$	Static Drain to Source On Resistance	$V_{GS} = 10\text{V}, I_D = 8.6\text{A}$ $V_{GS} = 4.5\text{V}, I_D = 7.3\text{A}$ $V_{GS} = 10\text{V}, I_D = 8.6\text{A}, T_J = 125^\circ\text{C}$	Q1		12.4 15.2 17.7	17.0 20.0 24.3	$\text{m}\Omega$
		$V_{GS} = -10\text{V}, I_D = -7.3\text{A}$ $V_{GS} = -4.5\text{V}, I_D = -5.6\text{A}$ $V_{GS} = -10\text{V}, I_D = -7.3\text{A}, T_J = 125^\circ\text{C}$	Q2		17.1 26.5 24.0	20.5 34.5 28.8	
g_{FS}	Forward Transconductance	$V_{DS} = 5\text{V}, I_D = 8.6\text{A}$ $V_{DS} = -5\text{V}, I_D = -7.3\text{A}$	Q1 Q2		27 21		s

Dynamic Characteristics

C_{iss}	Input Capacitance	Q1 $V_{DS} = 15\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$	Q1 Q2		905 1675	1205 2230	pF
C_{oss}	Output Capacitance	Q2 $V_{DS} = -15\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$	Q1 Q2		180 290	240 390	pF
C_{rss}	Reverse Transfer Capacitance		Q1 Q2		110 260	165 390	pF
R_g	Gate Resistance	f = 1MHz	Q1 Q2		1.3 4.4		Ω

Switching Characteristics

$t_{d(\text{on})}$	Turn-On Delay Time	Q1 $V_{DD} = 15\text{V}, I_D = 8.6\text{A}, V_{GS} = 10\text{V}, R_{\text{GEN}} = 6\Omega$	Q1 Q2		7 9	14 18	ns
t_r	Rise Time	Q2 $V_{DD} = -15\text{V}, I_D = -7.3\text{A}, V_{GS} = -10\text{V}, R_{\text{GEN}} = 6\Omega$	Q1 Q2		3 10	10 20	ns
$t_{d(\text{off})}$	Turn-Off Delay Time	Q2 $V_{DD} = -15\text{V}, I_D = -7.3\text{A}, V_{GS} = -10\text{V}, R_{\text{GEN}} = 6\Omega$	Q1 Q2		19 33	35 53	ns
t_f	Fall Time		Q1 Q2		3 16	10 29	ns
$Q_{g(\text{TOT})}$	Total Gate Charge	Q1 $V_{GS} = 10\text{V}, V_{DD} = 15\text{V}, I_D = 8.6\text{A}$	Q1 Q2		17 33	24 46	nC
Q_{gs}	Gate to Source Charge	Q2 $V_{GS} = -10\text{V}, V_{DD} = -15\text{V}, I_D = -7.3\text{A}$	Q1 Q2		2.7 6.1		nC
Q_{gd}	Gate to Drain "Miller" Charge		Q1 Q2		3.4 8.5		nC

Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted


Symbol	Parameter	Test Conditions	Type	Min	Typ	Max	Units
--------	-----------	-----------------	------	-----	-----	-----	-------

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\text{V}, I_S = 8.6\text{A}$ $V_{GS} = 0\text{V}, I_S = -7.3\text{A}$	(Note 2)	Q1 Q2		0.8 0.9	1.2 -1.2	V
t_{rr}	Reverse Recovery Time	Q1		Q1		25	38	ns
		$I_F = 8.6\text{A}, di/dt = 100\text{A/s}$		Q2		28	42	
Q_{rr}	Reverse Recovery Charge	Q2		Q1		19	29	nC
		$I_F = -7.3\text{A}, di/dt = 100\text{A/s}$		Q2		22	33	

Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty cycle < 2.0%.

Typical Characteristics (Q1 N-Channel)




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q1 N-Channel)

$T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Gate Leakage Current vs Gate to Source Voltage




Figure 11. Maximum Continuous Drain Current vs Ambient Temperature




Figure 12. Forward Bias Safe Operating Area

Typical Characteristics (Q1 N-Channel) $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. Transient Thermal Response Curve

Typical Characteristics (Q2 P-Channel)




Figure 15. On-Region Characteristics




Figure 16. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 17. Normalized On-Resistance vs Junction Temperature




Figure 18. On-Resistance vs Gate to Source Voltage




Figure 19. Transfer Characteristics




Figure 20. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics(Q2 P-Channel) $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 21. Gate Charge Characteristics




Figure 22. Capacitance vs Drain to Source Voltage




Figure 23. Unclamped Inductive Switching Capability




Figure 24. Gate Leakage Current vs Gate to Source Voltage




Figure 25. Maximum Continuous Drain Current vs Ambient Temperature




Figure 26. Forward Bias Safe Operating Area

Typical Characteristics(Q2 P-Channel) $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 27. Single Pulse Maximum Power Dissipation




Figure 28. Transient Thermal Response Curve



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE [®]	HiSeCTM	Programmable Active Droop™	TinyLogic [®]
Across the board. Around the world. TM	i-Lo TM	QFET [®]	TINYOPTO TM
ActiveArray TM	ImpliedDisconnect TM	QS TM	TinyPower TM
Bottomless TM	IntelliMAX TM	QT Optoelectronics TM	TinyWire TM
Build it Now TM	ISOPLANAR TM	Quiet Series TM	TruTranslation TM
CoolFET TM	MICROCOUPLER TM	RapidConfigure TM	μSerDes TM
CROSSVOLT TM	MicroPak TM	RapidConnect TM	UHC [®]
CTL TM	MICROWIRE TM	ScalarPump TM	UniFET TM
Current Transfer Logic TM	MSX TM	SMART START TM	VCX TM
DOME TM	MSXPro TM	SPM [®]	Wire TM
E ² CMOS [™]	OCX TM	STEALTH TM	
EcoSPARK [®]	OCXPro TM	SuperFET TM	
EnSigna TM	OPTOLOGIC [®]	SuperSOT TM -3	
FACT Quiet Series TM	OPTOPLANAR [®]	SuperSOT TM -6	
FACT [®]	PACMAN TM	SuperSOT TM -8	
FAST [®]	POPT TM	SyncFET TM	
FASTR TM	Power220 [®]	TCM TM	
FPS TM	Power247 [®]	The Power Franchise [®]	
FRFET [®]	PowerEdge TM	Tiny TM	
GlobalOptoisolator TM	PowerSaver TM	TinyBoost TM	
GTO TM	PowerTrench [®]	TinyBuck TM	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.