

QUAD LVDS OSCILLATOR/BUFFER

Description


The ICS556-03 is a clock oscillator with quad LVDS outputs. Using a standard 25 MHz crystal, no additional external components are required to generate quad LVDS outputs at 25 MHz.

This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined nor guaranteed.

Features


- Packaged in 16-pin TSSOP
- Requires no external components
- Low Phase Jitter: <1ps from 10 kHz to 10 MHz
- Quad, Differential LVDS outputs
- Operating voltage of 2.5 Volt
- Advanced, low-power, sub-micron CMOS process

Block Diagram





Pin Assignment



Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	EN1	Input	Enable pin for Outputs A and \overline{A} . EN1 high enables A, \overline{A} outputs. EN1 low tri states A, \overline{A} outputs. No Pull-Up resistor.
2	VDD	Power	Power supply. Connect to 2.5 V.
3	Α	Output	Differential clock output.
4	Ā	Output	Inverting differential clock output.
5	B	Output	Inverting differential clock output.
6	В	Output	Differential clock output.
7	EN2	Input	Enable pin for Outputs B and \overline{B} . EN2 high enables B, \overline{B} outputs. EN2 low tri states B, \overline{B} outputs. No Pull-Up resistor.
8	X2	Input	Crystal connection.
9	X1	Input	Crystal input.
10	GND	Power	Connect to ground.
11	С	Output	Differential clock output.
12	C	Output	Inverting differential clock output.
13	D	Output	Inverting differential clock output.



Pin Number	Pin Name	Pin Type	Pin Description			
14	D	Output	Differential clock output.			
15	EN3	Input	Enable pin for Outputs C and \overline{C} . EN4 high enables C, \overline{C} outputs. EN3 low tri states C, \overline{C} outputs.No Pull-Up resistor.			
16	EN4	Input	Enable pin for Outputs D and \overline{D} . EN4 high enables D, \overline{D} outputs. EN4 low tri states D, \overline{D} outputs.No Pull-Up resistor.			

External Component Selection

The ICS556-03 requires a minimum number of external components for proper operation.

Decoupling Capacitors

A decoupling capacitor of $0.01\mu F$ should be connected between VDD and GND on pins 2 and 10 as close to the ICS556-03 possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

LVDS Driver Termination

A general LVDS interface is shown in Figure 2. In a 100 ohm differential transmission line environment, LVDS drivers require a matched load termination of 100 across near the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the un-used outputs.




Figure 2. Typical LVDS Driver Termination

Quartz Crystal

The ICS556-03, a quad 25 MHz LVDS Clock utilizes an external crystal to generate 4 pairs of low phase noise outputs. The crystal should be a fundamental mode, parallel resonant. Crystal capacitors should be connected from pins X1 to ground and X2 to ground to optimize the initial accuracy. The value of these capacitors is given by the following equation

Crystal Caps (pf)= (C_I-12)x2

In the equation, CL is the crystal Load capacitance. So for the crystal with 16pF load capacitance, two 8 pF[(16-12)x2] capacitors should be used.

The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the ICS556-03. There should be no via's between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS556-03. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	0 to +70°C
Storage Temperature	-65 to +150°C
Soldering Temperature	260°C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	0		+70	°C
Power Supply Voltage (measured in respect to GND)	+2.375		+2.625	V
Reference crystal parameters	Refer to page 3			



DC Electrical Characteristics

VDD=2.5 V ±5%, Ambient temperature 0 to +70°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		2.375		2.625	V
Output High Voltage	V _{OH}	Note 1	1.375			V
Output Low Voltage	V _{OL}	Note 1			1.125	V
Input High Voltage (EN1, EN2,EN3 & EN4)	V _{IH}		2.0			V
Input High Voltage (EN1, EN2,EN3 & EN4)	V _{IL}				0.5	V
Operating Supply Current	IDD	OE1:4:1		17		mA
		OE1:4:0		4		mA
Short Circuit Current	Ios			±50		mA

Note 1: Outputs terminated with 50Ω to VDD/2


AC Electrical Characteristics


VDD = 2.5 V ±5%, Ambient Temperature 0 to +70° C, CL=5 pF, unless stated otherwise

Parameter	Conditions	Min.	Тур.	Max.	Units
Input Frequency			25		MHz
Output Frequency			25		MHz
Differential Output Voltages (V _{OD})		250	350	450	mV
ΔV _{OD}	V _{OD} Magnitude Change	-40	0	40	mV
Offset Voltage (V _{OS})		1.125	1.25	1.375	V
ΔV _{OS}	V _{OS} Magnitude Change		3	25	mV
Differential Output Short Circuit Current (I _{OSD})			-3.5		mA
Output Short Circuit Current (I _{OS})			-3.5		mA
Output Rise Time	20% to 80%, no load		0.8	1.2	ns
Output Fall Time	20% to 80%, no load		8.0	1.2	ns
Output Clock Duty Cycle	Measured at 1.25V,	45	50	55	%
Output Short Circuit Current			±50		mA
Channel Output to output Skew			20	100	ps
Part to Part Skew				1.5	ns
Maximum Output Jitter (p-p)			40		ps
Phase Jitter (RMS)	Phase Noise integrated from 10 kHz to 10 MHz		2	1.0	ps




Parameter Measurement Information






DIFFERENTIAL INPUT LEVEL


2.5V OUTPUT LOAD AC TEST CIRCUIT



tPW & tPERIOD





OUTPUT RISE/FALL TIME



PHASE JITTER








V_{OS} SETUP



Package Outline and Package Dimensions (16-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping/Packaging	Package	Temperature
ICS556G-03I	ICS556-03I	Tubes	16-pin TSSOP	-40° to +85°C
ICS556G-03IT	ICS556-03I	Tape and Reel	16-pin TSSOP	-40° to +85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.