G E SOLID STATE

01

3875081 0011036 6


T-29-27 WWW.DZSG.COM

IT500-IT505 Monolithic Dual Ca N-Channel JFET (Purpose Amplifier Monolithic Dual Cascoded N-Channel JFET General


GENERAL DESCRIPTION

A low noise, low leakage FET that employs a cascode structure to accomplish very low IG at high voltage levels, while giving high transconductance and very high common, mode rejection ratio.

PIN CONFIGURATION



SCHEMATIC DIAGRAM



FEATURES

- CMRR> 120dB
- Ig < 5pA @ 50Vpg
- Cras < 0.5pF
- g_{os}>.025μs

ABSOLUTE MAXIMUM RATINGS

(T _A = 25°C unless otherwise specified) Drain-Source and Drain-Gate	
	~ .
Voltages (Note 1) 6	UV
Drain Current (Note 1) 50r	nΑ
Gate-Gate Voltage ±6	0٧
Storage Temperature65°C to +200	
Operating Temperature55°C to +150)°C
Lead Temperature (Soldering, 10sec) +300	
One Side Roth Sid	مما

	One side	Don Sines
Power Dissipation (Note 3)	250mW	500mW
Derate above 25°C	3.8mW/°C	7.7mW/°C

NOTE 1. Per transistor.

NOTE 2. Due to the non-symmetrical structure of these devices, the drain and source ARE NOT interchangeable.

NOTE 3. @ 85°C free air temp.

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION WW.DZSC.COM

TO-71
IT500
IT501
IT502
IT503
IT504
IT505

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE.
THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

NOTE: All typical values have been characterized but are not tested.

10-84



IT500-IT505

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

	O-IT505 TRICAL CHARACTERISTICS (TA = 25°C)	unless otherwise specific	T-		1011 <u>1</u> 1 - 2	RSIL 7 Ithits	
Symbol		Characteristics Test Conditions					
-,		Tool Continu	Min	Max	its Units		
I _{GSS} Gate Reverse Current V _{GS} = -20V, V _{DS} = 0, T _A = 125°C					100	pΑ	
			-5	nA			
BVGSS	Gate-Source Breakdown Voltage	$I_{G} = -1 \mu A, V_{DS} = 0$	50				
V _{GS(off)}	Gate-Source Cutoff Voltage	V _{DS} =20V, I _D =1nA	-0.7	-4	V		
V _{GS}	Gate-Source Voltage		-0.2	-3.8			
lG	Gate Operating Current	$V_{DG} = 35V, I_D = 200 \mu A,$		-5	pΑ		
				-5	nA		
IDSS	Saturation Drain Current (Note 1)	V _{DS} =20V, V _{GS} =0	0.7	7	mA		
9fs	Common-Source Forward Transconductance (Note 1)	V _{DS} =20V, V _{GS} =0		1000	4000		
9fs	Common-Source Forward Transconductance (Note 1)	V _{DG} = 20V, I _D = 200μA f = 1kHz		500	1600		
gos	Common-Source Output Conductance	V _{DS} =20V, V _{GS} =0	1		1	μs	
g _{os}	Common-Source Output Conductance	$V_{DS} = 20V, I_D = 200 \mu A$			0.025		
Cg1g2	Gate to Gate Capacitance (Note 4)	V _{G1} =V _{G2} =10V			3.5	pF	
C _{iss}	Common-Source Input Capacitance (Note 4)		f=1MHz		7		
C _{rss}	Common-Source Reverse Transfer Capacitance (Note 3, 4)	V _{DS} =20V, V _{GS} =0			0.5	p#	
NF	Spot Noise Figure (Note 4)		$f=100Hz$, $R_G=10M\Omega$		0.5	dВ	
ē _n	Equivalent Input Noise Voltage (Note 4)		f=10Hz		50	μ∨	
			f=1kHz		15	√Hz	

Symbol	Characteristics	aracteristics Test Conditions	ditions	IT500		IT501		IT502		IT503		IT504		IT505		Units
		, soc conditions		Min	Max											
l _{G1} -l _{G2}	Differential Gate Current	V _{DG} =20V, I _D =200μΑ, Τ _Α	\≕125°C		5		5		5		5		10		15	nA
IDSS1 IDSS2	Saturation Drain Current Ratio (Note 1)	V _{DS} =20V, V _G	S=0V	0.95	1	0.95	1	0.95	1	0.95	1	0.9	1	0.85	1	
g _{fs1} /g _{fs2}	Transconductance Ratio (Note 1)		f=1kHz	0.97	1	0.97	1	0.95	1	0.95	1	0.90	1	0.85	1	

IT500-IT505

T-29-27


ELECTRICAL' CHARACTERISTICS (Continued) (TA = 25°C unless otherwise specified)

Symbol	Characteristics	Test Conditions		IT500		17501		IT502		IT503		IT504		IT505		Units
	Characteristics			Min	Max											
	Differential Gate- Source Voltage	V _{DG} = 20V I _D = 200μA			5		5		10		15		25		50	mV
	Gate-Source Differ- ential Voltage		T _A =25°C T _B =125°C		5		10		20		40		100		200	μV/°C
	Change with Temp. (Note 2, 4)		$T_A = -55^{\circ}C$ $T_B = 25^{\circ}C$		5		10		20		40		100		200	
C _{MRR} (Note 5)	Common Mode Rejection Ratio (Note 4)	Δ V _{DD} = 10V, I	_D =200μA	120		120		120		120		120		120		dB


NOTES: 1. Pulse test required, pulsewidth = 300 μs, duty cycle ≤ 3%.

- 1. Pulse test required, pulse with ~ 300 kg, duty yet = 3 %.
 2. Measured at end points, T_A and T_B.
 3. With case guarded C_{rss} is typically < 0.15pF.
 4. For design reference only, not 100% tested.
 5. C_{MRR}=20 log₁₀ΔV_{DD}/Δ [V_{gs1}-V_{gs2}], ΔV_{DD}=10/-20V


TYPICAL PERFORMANCE CHARACTERISTICS




0250-4



0250-6



0250-5



0250-7

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE.
THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.