TISP4070L3AJ THRU TISP4395L3AJ

BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

BOURNS®

TISP4xxxL3AJ Overvoltage Protector Series

SMA (DO-214AC) Package ion-Implanted Breakdown Region
Precise and Stable Voltage

Device	V _{DRM}	V _(BO)
Device	V	٧
'4070	58	70
'4080	65	80
'4090	70	90
'4125	100	125
'4145	120	145
'4165	135	165
'4180	145	180
'4220	160	220
'4240	180	240
['] 4260	200	260
'4290	230	290
'4320	240	320
'4350	275	350
'4360	290	360
'4395	320	395

Wave Shape	Standard	I _{TSP}
viave onape	Otalidald	Α
2/10 μs	GR-1089-CORE	125
8/20 μs	IEC 61000-4-5	100
10/160 μs	FCC Part 68	65
10/700 μs	ITU-T K.20/21/45	50
10/560 μs	FCC Part 68	40
10/1000 μs	GR-1089-CORE	30

SMAJ Package (Top View)



Device Symbol



Terminals T and R correspond to the alternative line designators of A and B

.....UL Recognized Components

How To Order

Device	Package	Carrier	For Standard Termination Finish Order As	For Lead Free Termination Finish Order As
TISP4xxxL3AJ	SMA (DO-214AC)	Embossed Tape Reel Pack	TISP4xxxL3AJR	TISP4xxxL3AJR-S

Insert xxx value corresponding to protection voltages of 070, 080, 090, etc.

BOURNS®

Description

These devices are designed to limit overvoltages on the telephone line. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of 2-wire telecommunication equipment (e.g. between the Ring and Tip wires for telephones and modems). Combinations of devices can be used for multi-point protection (e.g. 3-point protection between Ring, Tip and Ground).

The protector consists of a symmetrical voltage-triggered bidirectional thyristor. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides.

The TISP4xxxL3 range consists of fifteen voltage variants to meet various maximum system voltage levels (58 V to 320 V). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These protection devices are in an SMAJ (JEDEC DO-214AC with J-bend leads) plastic package. These devices are supplied in embossed tape reel carrier pack. For alternative voltage and holding current values, consult the factory. For higher rated impulse currents, the 50 A 10/1000 TISP4xxxM3AJ series in SMA and the 100 A 10/1000 TISP4xxxH3BJ series in SMB are available.

Absolute Maximum Ratings, T_A = 25 °C (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
'4070		± 58	
'4080		± 65	
'4090		± 70	
'4125		±100	
'4145		±120	
'4165		±135	
'4180		±145	
Repetitive peak off-state voltage, (see Note 1) '4220	V_{DRM}	±160	V
'4240		±180	
'4260		±200	
'4290		±230	
'4320		±240	
'4350		±275	
'4360		±290	
'4395		±320	
Non-repetitive peak on-state pulse current (see Notes 2, 3 and 4)			
2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)		125	
8/20 μs (IEC 61000-4-5,combination wave generator, 1.2/50 voltage, 8/20 current)		100	
10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)		65	
5/310 μs (ITU-T K.20/21/45, K.44 10/700 μs voltage wave shape)	I _{TSP}	50	Α
5/310 μs (FTZ R12, 10/700 μs voltage wave shape)		50	
10/560 μs (FCC Part 68, 10/560 μs voltage wave shape)		40	
10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)		30	
Non-repetitive peak on-state current (see Notes 2, 3 and 4)			
20 ms (50 Hz) full sine wave		18	
1 s (50 Hz) full sine wave	I _{TSM}	7	Α
1000 s 50 Hz/60 Hz a.c.		1.6	
Junction temperature	TJ	-40 to +150	°C
Storage temperature range	T _{stg}	-65 to +150	°C

NOTES: 1. For voltage values at lower temperatures, derate at 0.13 %/°C.

- 2. Initially, the TISP4xxxL3 must be in thermal equilibrium with T_{J} = 25 $^{\circ}\text{C}.$
- 3. The surge may be repeated after the TISP4xxxL3 returns to its initial conditions.
- 4. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. Derate current values at -0.61 %°C for ambient temperatures above 25 °C.

BOURNS®

Recommended Operating Conditions

	Component			Max	Unit
	series resistor for FCC Part 68, 10/560 type A surge survival				Ω
	series resistor for FCC Part 68, 9/720 type B surge survival	0			Ω
R _S	series resistor for GR-1089-CORE first-level and second-level surge survival	23			Ω
	series resistor for K.20, K.21 and K.45 1.5 kV, 10/700 surge survival	0			Ω
	series resistor for K.20, K.21 and K.45 coordination with a 400 V primary protector	7			Ω

Electrical Characteristics, T_A = 25 °C (Unless Otherwise Noted)

	Parameter	Test Conditions		Min	Тур	Max	Unit
1	Repetitive peak off-	$V_D = V_{DRM}$ T_A	= 25 °C			±5	^
I _{DRM}	state current	$VD = VDRM$ T_A	= 85 °C			±10	μΑ
			'4070			±70	
			'4080			±80	
			'4090			±90	
			'4125			±125	
			'4145			±145	
			'4165			±165	
			'4180			±180	
V _(BO)	Breakover voltage	$dv/dt = \pm 250 \text{ V/ms}, R_{SOURCE} = 300 \Omega$	'4220			±220	V
			'4240			±240	
			'4260			±260	
			'4290			±290	
			'4320			±320	
			'4350			±350	
		'4360			±360		
			'4395			±395	
I _(BO)	Breakover current	dv/dt = ± 250 V/ms, R SOURCE = 300 Ω				±0.8	Α
I _H	Holding current	$I_T = \pm 5 \text{ A}, \text{ di/dt} = \pm -30 \text{ mA/ms}$		±0.15		±0.60	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V _{DRM}		±5			kV/μs
		'4070, V _D = ±52 V					
		'4080, V _D = ±59 V					
		'4090, V _D = ±63 V					
		'4125, V _D = ±90 V					
		'4145, V _D = ±108 V					
		'4165, V _D = ±122 V					
		4 180, $V_{D} = \pm 131 \text{ V}$					
ID	Off-state current	'4220, V _D = ±144 V				±2	μΑ
		'4240, V _D = ±162 V					•
		'4260, V _D = ±180 V					
		'4290, V _D = ±207 V					
		'4320, V _D = ±216 V					
		'4350, V _D = ±248 V					
		'4360, V _D = ±261 V					
		'4395, V _D = ±288 V					
I _D	Off-state current	$V_D = \pm 50 \text{ V}$				±10	μΑ
		1		1	L		

JULY 2000 - REVISED FEBRUARY 2005 Specifications are subject to change without notice.

BOURNS®

Electrical Characteristics, T_A = 25 $^{\circ}$ C (Unless Otherwise Noted) (Continued)

	Parameter		Test Conditions			Тур	Max	Unit
		f = 1 MHz,	$V_d = 1 \text{ V rms}, V_D = \pm 1 \text{ V}$	4070 thru '4090		53	64	
				'4125 thru '4220		40	48	
C	Off-state capacitance			'4240 thru '4395		33	40	рF
C _{off}	Oii-state capacitance	f = 1 MHz,	$V_d = 1 \text{ V rms}, V_D = \pm 50 \text{ V}$	'4070 thru '4090		25	30	þΓ
				'4125 thru '4220		18	22	
				'4240 thru '4395		14	17	

Thermal Characteristics

	Parameter	Test Conditions	Min	Тур	Max	Unit
$R_{\theta JA}$	Junction to free air thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$, $T_A = 25$ °C, (see Note 75)			115	°C/W
, ιθJA	oundidition and an infilial registance	265 mm x 210 mm populated line card, 4-layer PCB, I _T = I _{TSM(1000)} , T _A = 25 °C		52		5/ VV

NOTE 5: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

Parameter Measurement Information




Figure 1. Voltage-Current Characteristic for T and R Terminals
All Measurements are Referenced to the R Terminal

Typical Characteristics

OFF-STATE CURRENT





Figure 2.

ON-STATE CURRENT

vs



NORMALIZED BREAKOVER VOLTAGE





Figure 3.

NORMALIZED HOLDING CURRENT




Typical Characteristics


NORMALIZED CAPACITANCE

VS **OFF-STATE VOLTAGE** TC4LABC 1 0.9 $T_J = 25$ °C 0.8 $V_d = 1 \text{ Vrms}$ Capacitance Normalized to $V_D = 0$ 0.7 0.6 0.5 '4070 THRU '4090 0.4 '4125 THRU '4220 0.3 '4240 THRU '4395 0.2 0.5 20 30 1 5 10 100150 V_D - Off-state Voltage - V Figure 6.

DIFFERENTIAL OFF-STATE CAPACITANCE vs




TYPICAL CAPACITANCE ASYMMETRY



BOURNS®

Rating and Thermal Information

NON-REPETITIVE PEAK ON-STATE CURRENT



$\mathbf{V}_{\mathrm{DRM}}$ derating factor





Figure 10.

BOURNS®

MECHANICAL DATA

Recommended Printed Wiring Land Pattern Dimensions



MDXX BIC

Device Symbolization Code

Devices will be coded as below. As the device parameters are symmetrical, terminal 1 is not identified.

Device	Symbolization
Device	Code
TISP4070L3	4070L
TISP4080L3	4080L
TISP4090L3	4090L
TISP4125L3	4125L
TISP4145L3	4145L
TISP4165L3	4165L
TISP4180L3	4180L
TISP4220L3	4220L
TISP4240L3	4240L
TISP4260L3	4260L
TISP4290L3	4290L
TISP4320L3	4320L
TISP4350L3	4350L
TISP4360L3	4360L
TISP4395L3	4395L

Carrier Information


For production quantities, the carrier will be embossed tape reel pack. Evaluation quantities may be shipped in bulk pack or embossed tape.

Carrier	Standard Quantity
Embossed Tape Reel Pack	5,000

MECHANICAL DATA

SMAJ (DO-214AC) Plastic Surface Mount Diode Package


This surface mount package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



MDXXCAA

MECHANICAL DATA

Tape Dimensions



NOTES: A. The clearance between the component and the cavity must be within 0.05 mm (.002 in) MIN. to 0.65 mm (.026 in) MDXXCGA MAX. so that the component cannot rotate more than 20° within the determined cavity.

B. Taped devices are supplied on a reel of the following dimensions:

Reel diameter: 330 mm \pm 3.0 mm (12.99 in \pm .12 in)

Reel hub diameter: 75 mm (2.95 in) MIN.

Reel axial hole: $13.0 \text{ mm} \pm 0.5 \text{ mm} (.51 \text{ in} \pm .02 \text{ in})$

C. 5000 devices per reel.