- High-Performance Floating-Point DSP
  - TMS320C32-60 (5 V)
    33-ns Instruction Cycle Time
    330 Million Operations Per Second
    (MOPS), 60 Million Floating-Point
    Operations Per Second (MFLOPS), 30
    Million Instructions Per Second (MIPS)
  - TMS320C32-50 (5 V)
     40-ns Instruction Cycle Time
     275 MOPS, 50 MFLOPS, 25 MIPS
  - TMS320C32-40 (5 V)
    50-ns Instruction Cycle Time
    220 MOPS, 40 MFLOPS, 20 MIPS
- 32-Bit High-Performance CPU
- 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
- 32-Bit Instruction Word, 24-Bit Addresses
- Two 256 × 32-Bit Single-Cycle, Dual-Access On-Chip RAM Blocks
- Flexible Boot-Program Loader
- On-Chip Memory-Mapped Peripherals:
  - One Serial Port
  - Two 32-Bit Timers
  - Two-Channel Direct Memory Access (DMA) Coprocessor With Configurable Priorities
- Enhanced External Memory Interface That Supports 8-/16-/32-Bit-Wide External RAM for Data Access and Program Execution From 16-/32-Bit-Wide External RAM
- TMS320C30 and TMS320C31 Object Code Compatible
- Fabricated using 0.7 μm Enhanced
   Performance Implanted CMOS (EPIC™)
   Technology by Texas Instruments (TI™)

- 144-Pin Plastic Quad Flat Package (PCM Suffix) 5 V
- Eight Extended-Precision Registers
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Two Low-Power Modes
- Two- and Three-Operand Instructions
- Parallel Arithmetic Logic Unit (ALU) and Multiplier Execution in a Single Cycle
- Block-Repeat Capability
- Zero-Overhead Loops With Single-Cycle Branches
- Conditional Calls and Returns
- Interlocked Instructions for Multiprocessing Support
- One External Pin, PRGW, That Configures the External-Program-Memory Width to 16 or 32 Bits
- Two Sets of Memory Strobes (STRB0 and STRB1) and One I/O Strobe (IOSTRB)
   Allow Zero-Glue Logic Interface to Two Banks of Memory and One Bank of External Peripherals
- Separate Bus-Control Registers for Each Strobe-Control Wait-State Generation, External Memory Width, and Data Type Size
- STRB0 and STRB1 Memory Strobes Handle 8-, 16-, or 32-Bit External Data Accesses (Reads and Writes)
- Multiprocessor Support Through the HOLD and HOLDA Signals Is Valid for All Strobes

### description

The TMS320C32 is the newest member of the TMS320C3x generation of digital signal processors (DSPs) from Texas Instruments. The TMS320C32 is an enhanced 32-bit floating-point processor manufactured in 0.7-µm triple-level-metal CMOS technology. The enhancements to the TMS320C3x architecture include a variable-width external-memory interface, faster instruction cycle time, power-down modes, two-channel DMA coprocessor with configurable priorities, flexible boot loader, relocatable interrupt-vector table, and edge- or level-triggered interrupts.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



EPICand TI are trademarks of Texas Instruments Incorporated.

### pin assignments

# PCM PACKAGE † (TOP VIEW)



<sup>†</sup> NC=No internal connection



SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

### **Pin Assignments**

	PIN	Р	IN	Г	PIN	Г	PIN	PIN		
NUMBER	NAME	NUMBER .	NAME	NUMBER	NAME	NUMBER	NAME	NUMBER	NAME	
1	DR0	30	A17	59	DV <sub>DD</sub>	88	IVSS	117	RDY	
2	DV <sub>DD</sub>	31	A16	60	D31	89	D11	118	IV <sub>SS</sub>	
3	FSR0	32	A15	61	D30	90	$DV_DD$	119	IOSTRB	
4	CLKR0	33	A14	62	D29	91	D10	120	STRB0_B3/A_1	
5	CLKX0	34	A13	63	D28	92	CVSS	121	STRB0_B2/A_2	
6	FSX0	35	CVSS	64	D27	93	DVSS	122	STRB0_B1	
7	DX0	36	DVSS	65	D26	94	V <sub>SSL</sub>	123	STRB0_B0	
8	IV <sub>SS</sub>	37	NC	66	IVSS	95	VSSL	124	$V_{DDL}$	
9	SHZ	38	A12	67	D25	96	D9	125	V <sub>DDL</sub>	
10	TCLK0	39	DV <sub>DD</sub>	68	$DV_DD$	97	D8	126	STRB1_B3/A_1	
11	TCLK1	40	A11	69	D24	98	D7	127	VSSL	
12	DV <sub>DD</sub>	41	A10	70	D23	99	D6	128	STRB1_B2/A_2	
13	EMU3	42	A9	71	D22	100	D5	129	DV <sub>DD</sub>	
14	EMU0	43	A8	72	NC	101	D4	130	STRB1_B1	
15	$V_{DDL}$	44	A7	73	CVSS	102	$DV_{DD}$	131	STRB1_B0	
16	V <sub>DDL</sub>	45	A6	74	DVSS	103	D3	132	$R/\overline{W}$	
17	EMU1	46	$DV_{DD}$	75	D21	104	D2	133	PRGW	
18	EMU2	47	A5	76	D20	105	D1	134	RESET	
19	VSSL	48	A4	77	D19	106	D0	135	CV <sub>SS</sub>	
20	MCBL/MP	49	A3	78	D18	107	H1	136	DV <sub>SS</sub>	
21	CVSS	50	$V_{DDL}$	79	$DV_{DD}$	108	H3	137	XF0	
22	DVSS	51	$V_{DDL}$	80	D17	109	NC	138	XF1	
23	A23	52	A2	81	D16	110	VSUBS	139	ĪACK	
24	A22	53	CVSS	82	D15	111	CVSS	140	ĪNT0	
25	A21	54	$DV_SS$	83	D14	112	DV <sub>SS</sub>	141	ĪNT1	
26	A20	55	A1	84	D13	113	CLKIN	142	ĪNT2	
27	A19	56	VSSL	85	$V_{DDL}$	114	HOLDA	143	ĪNT3	
28	A18	57	VSSL	86	$V_{DDL}$	115	HOLD	144	NC	
29	DV <sub>DD</sub>	58	A0	87	D12	116	$DV_DD$			

SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

### pin functions

This section provides signal descriptions for the TMS320C32 device. The following table lists each signal, the number of pins, operating modes, and a brief signal description. The following table groups the signals according to their function.

### **TMS320C32 Pin Functions**

PIN NAME NO.		TYPE† DESCRIPTION				CONDITIONS WHEN SIGNAL IS IN HIGH Z‡		
			EXTERNAL-BUS INTERFACE (70 PINS)					
A23-A0	24	O/Z	24-bit address port of the external-bus interface	S	Н	R		
D31-D0	32	I/O/Z	32-bit data port of the external-bus interface	S	Н	R		
R/W	1	O/Z	Read/write for external-memory interface. $R/\overline{W}$ is high when a read is performed and low when a write is performed over the parallel interface.	S	Н			
IOSTRB	1	O/Z	External-peripheral I/O strobe for the external-memory interface	S	Н			
STRB0_B3/A_1	1	O/Z	External-memory access strobe 0, byte enable 3 for 32-bit external-memory interface, and address pin for 8-bit and 16-bit external-memory interface	S	Н			
STRB0_B2/A_2	1	O/Z	External-memory access strobe 0, byte enable 2 for 32-bit external-memory interface, and address pin for 8-bit external-memory interface	S	Н			
STRB0_B1	1	O/Z	External-memory access strobe 0, byte enable 1 for the external-memory interface	S	Н			
STRB0_B0	1	O/Z	External-memory access strobe 0, byte enable 0 for the external-memory interface	S	Н			
STRB1_B3/A_1	1	O/Z	External-memory access strobe 1, byte enable 3 for 32-bit external-memory interface, and address pin for 8-bit and 16-bit external-memory interface	s	Н			
STRB1_B2/A_2	1	O/Z	External-memory access strobe 1, byte enable 2 for 32-bit external-memory interface, and address pin for 8-bit external-memory interface	S	Н			
STRB1_B1	1	O/Z	External-memory access strobe 1, byte enable 1 for the external-memory interface	S	Н			
STRB1_B0	1	O/Z	External-memory access strobe 1, byte enable 0 for the external-memory interface	S	Н			
RDY	1	I	Ready. RDY indicates that the external device is prepared for an external-memory interface transaction to complete.					
HOLD	1	I	Hold signal for external-memory interface. When HOLD is a logic low, any ongoing transaction is completed. A23–A0, D31–D0, IOSTRB, STRB0_Bx, STRB1_Bx, and R/W are placed in the high-impedance state, and all transactions over the external-memory interface are held until HOLD becomes a logic high or the NOHOLD bit of the STRB0 bus-control register is set.					
HOLDA	1	O/Z	Hold acknowledge for external-memory interface. HOLDA is generated in response to a logic low on HOLD. HOLDA indicates that A23-A0, D31-D0, IOSTRB, STRB0_Bx, STRB1_Bx, and R/W are in the high-impedance state and that all transactions over the memory are held. HOLDA is high in response to a logic high of HOLD or when the NOHOLD bit of the external bus-control register is set.	S				
PRGW	1	I	Program memory width select. When PRGW is a logic low, program is fetched as a single 32-bit word. When PRGW is a logic high, two 16-bit program fetches are performed to fetch a single 32-bit instruction word. The status of PRGW at device reset affects the reset value of the STRB0 and STRB1 bus-control register.					
A23-A0	24	O/Z	24-bit address port of the external-bus interface	S	Н	R		

<sup>†</sup> I = input, O = output, Z = high-impedance state ‡ S = SHZ active, H = HOLD active, R = RESET active



## TMS320C32 Pin Functions (Continued)

PIN NAME NO.		TYPE†	DESCRIPTION	CONDITIONS WHEN SIGNAL IS IN HIGH Z‡	
			CONTROL SIGNALS (9 PINS)		
RESET	1	I	Reset. When RESET is a logic low, the device is in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.		
INT3-INT0	4	I	External interrupts		
IACK	1	O/Z	Interrupt acknowledge. IACK is generated by the IACK instruction. This signal can be used to indicate the beginning or end of an interrupt-service routine.	S	
MCBL/MP	1	I	Microcomputer boot loader/microprocessor mode		
XF1-XF0	2 I/O/Z External flags. XF1 and XF0 are used as general-purpose I/Os or used to support interlocked-processor instructions.		S R		
			SERIAL PORT SIGNALS (6 PINS)		
CLKX0	1	I/O/Z	Serial-port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.	S R	
DX0	1	I/O/Z	Data-transmit output. Serial port 0 transmits serial data on DX0.	S R	
FSX0	1	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the transmit-data process over DX0.	S R	
CLKR0	1	I/O/Z	Serial-port 0 receive clock. CLKR0 is the serial-shift clock for the serial-port 0 receiver.	S R	
DR0	1	I/O/Z	Data receive. Serial port 0 receives serial data on DR0.	S R	
FSR0	1	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the receive-data process over DR0.	S R	
			TIMER SIGNALS (2 PINS)		
TCLK0	1	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S R	
TCLK1	1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S R	
	•	•	CLOCK SIGNALS (3 PINS)		
CLKIN	1	I	Input to the internal oscillator from an external clock source		
H1	1	O/Z	External H1 clock. H1 has a period equal to twice CLKIN.	S	
H3	1	O/Z	External H3 clock. H3 has a period equal to twice CLKIN.	S	
			RESERVED (5 PINS)		
EMU0-EMU2	3	ı	Reserved for emulation. Use 18 k $\Omega$ –22 k $\Omega$ pullup resistors to 5 V.		
EMU3	1	O/Z	Reserved for emulation	S	
SHZ	1	I	Shutdown high impedance. When active, $\overline{SHZ}$ shuts down the 'C32 and places all 3-state I/O pins in the high-impedance state. $\overline{SHZ}$ is used for board-level testing to ensure that no dual-drive conditions occur. <b>CAUTION</b> : A low on $\overline{SHZ}$ corrupts 'C32 memory and register contents. Reset the device with $\overline{SHZ}$ high to restore it to a known operating condition.		



<sup>†</sup> I = input, O = output, Z = high-impedance state ‡ S =  $\overline{SHZ}$  active, H =  $\overline{HOLD}$  active, R =  $\overline{RESET}$  active


SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

## **TMS320C32 Pin Functions (Continued)**

PIN TY		TYPE†	DESCRIPTION	CONDITIONS WHEN SIGNAL IS IN HIGH Z‡
			POWER/GROUND	
CVSS	7	I	Ground	
DVSS	7	I	Ground	
IV <sub>SS</sub>	4	I	Ground	
$DV_{DD}$	12	Ι	+ 5-V dc supply§	
$V_{DDL}$	8	I	+ 5-V dc supply§	
V <sub>SSL</sub>	6	I	Ground	
VSUBS	1	I	Substrate, tie to ground	

<sup>†</sup> I = input, O = output, Z = high-impedance state † S =  $\overline{SHZ}$  active, H =  $\overline{HOLD}$  active, R =  $\overline{RESET}$  active § Recommended decoupling capacitor is 0.1  $\mu$ F.

### functional block diagram



### operation

Operation of the TMS320C32 is identical to the TMS320C30 and TMS320C31 digital signal processors, with the exception of an enhanced external memory interface and the addition of two CPU power-management modes.

### external-memory interface

The TMS320C32 has a configurable external-memory interface with a 24-bit address bus, a 32-bit data bus, and three independent multifunction strobes. The flexibility of this unique interface enables product designers to minimize external-memory chip count.



### external memory interface (continued)

Up to three mutually exclusive memory areas (one program area and two data areas) can be implemented. Each memory area configuration is independent of the physical memory width and independent of the configuration of other memory areas. See Figure 1.




Figure 1. 'C32 External Memory Interface

The TMS320C32's external-memory configuration is controlled by a combination of hardware configuration and memory-mapped control registers and can be reconfigured dynamically. The signals that control external-memory configuration are the PRGW, STRB0, STRB1, and IOSTRB. The signals work as follows:

- The TMS320C32 is a 32-bit microprocessor, that is, the CPU operates on 32-bit program words. The
  external-memory interface provides the capability of fetching instructions as either 32-bit words or two 16-bit
  half words from consecutive addresses. Program memory width is 16 bits if the PRGW signal is high,
  32 bits if the PRGW signal is low.
- STRB0 and STRB1 are sets of control signals, four signals each, that are mapped to specific ranges of external-memory addresses. When an address within one of these ranges is accessed by a read or write instruction (CPU or DMA), the corresponding set of control signals is activated. Figure 8 illustrates the TMS320C32 memory map, showing the address ranges for which the strobe signals become active.

The behavior of the STRB0 and STRB1 control signals is determined by the contents of the STRB0 and STRB1 control registers.

The STRB0 and STRB1 control registers each have a field that specifies the physical memory width (8, 16, or 32 bits) of the external-memory address ranges they control. Another field specifies the data width (8, 16, or 32 bits) of the data contained in those addresses. The values in these fields are not required to match. For example, a 32-bit-wide physical memory space can be configured to segment each 32-bit word into four consecutive 8-bit locations, each having its own address.

Each control-signal set has two pins (STRBx\_B2/A\_2 and STRBx\_B3/A\_1) that can act as either byte-enable (chip-select) pins or address pins, and two dedicated byte-enable (chip-select) pins (STRBx\_B0 and STRBx\_B1). The pin functions are determined by the physical memory width specified in the corresponding control register.



### external memory interface (continued)

For 8-bit-wide physical memory, the STRBx\_B2/A\_2 and STRBx\_B3/A\_1 pins function as address pins (least significant address bits) and the STRBx\_B0 pin functions as a byte-enable (chip-select) pin. STRBx\_B1 is unused. See Figure 2.




Figure 2. 'C32 With 8-Bit-Wide External Memory

• For 16-bit-wide physical memory, the \$\overline{\text{STRBx}\B3}/A\_1\$ pin functions as an address pin (least significant address bits). The \$\overline{\text{STRBx}\B0}\$ and \$\overline{\text{STRBx}\B1}\$ pins function as byte-enable (chip-select) pins. \$\overline{\text{STRBx}\B2}/A\_2\$ is unused. See Figure 3.




Figure 3. 'C32 With 16-Bit-Wide External Memory



### external memory interface (continued)

• For 32-bit-wide physical memory, all STRB0 and STRB1 pins function as byte-enable (chip-select) pins. See Figure 4.




Figure 4. 'C32 With 32-Bit-Wide External Memory

For more detailed information and examples see *TMS320C32 Addendum to the TMS320C3x User's Guide* (literature number SPRU132) and *Interfacing Memory to the TMS320C32 DSP Application Report* (literature number SPRA040).

• The <u>IOSTRB</u> control signal, like <u>STRB0</u> and <u>STRB1</u>, also is mapped to a specific range of addresses but it is a single signal that can access only 32-bit data from 32-bit-wide memory. Its range of addresses appears in the <u>TMS320C32</u> memory map, shown in Figure 8. The <u>IOSTRB</u> bus timing is different from the <u>STRB0</u> and <u>STRB1</u> bus timings to accommodate slower I/O peripherals.



### external memory interface (continued)

#### examples

Figure 5 and Figure 6 show examples of external memory configurations that can be implemented using the TMS320C32 external memory interface. The first example has a 32-bit-wide external memory with 8- and 16-bit data areas and a 32-bit program area.




Figure 5. 32-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas and 32-Bit Program Memory

Figure 6 shows a configuration that can be implemented with 16-bit external memory. The 32-bit data and program words can be stored and retrieved as half-words.




Figure 6. 16-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas and a 32-Bit Program Area



### external memory interface (continued)

Figure 7 shows one possible configuration that can be implemented with 8-bit external memory. Program words, which are 32-bit, cannot be executed from 8-bit-wide memory.





Figure 7. 8-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas



#### memory map

Figure 8 depicts the memory map for the TMS320C32. Refer to the TMS320C32 Addendum to the *TMS320C3x User's Guide* (literature number SPRU132) for a detailed description of this memory mapping, with shading to indicate external memory.



Microprocessor Mode

Microcomputer/Boot-Loader Mode

Figure 8. TMS320C32 Memory Map



SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

#### power management

The TMS320C32 CPU has two power-management modes, IDLE2 and LOPOWER (low power). In IDLE2 mode, no instructions are executed and the CPU, peripherals, and memory retain their previous state while the external bus output pins are idle. During IDLE2 mode, the H1 clock signal is held high while the H3 clock signal is held low until one of the four external interrupts is asserted. In the LOPOWER mode, the CPU continues to execute instructions and the DMA continues to perform transfers, but at a reduced clock rate of the CLKIN frequency divided by 16 (that is, TMS320C32 with a 32-MHz CLKIN frequency performs the same as a 2-MHz TMS320C32 with an instruction cycle time of 1000 ns (1 MHz).

#### boot loader

The TMS320C32 flexible boot loader loads programs from the serial port, EPROM, or other standard non-volatile memory device. The boot-loader functionality of the TMS320C32 is equivalent to that of the TMS320C31, and has added modes to handle the data-type sizes and memory widths supported by the external memory interface. The memory-boot load supports data transfers with and without handshaking. The handshake mode allows synchronous transfer of programs by using two pins as data-acknowledge and data-ready signals.

#### peripherals

The TMS320C32 peripherals are composed of one serial port, two timers, and two DMA channels. The serial port and timers are the functional equivalent of those in the TMS320C31 peripherals. The TMS320C32 two-channel DMA coprocessor has user-configurable priorities: CPU, DMA, or rotating between CPU and DMA.



### peripherals (continued)

Figure 9 shows the TMS320C32's peripheral-bus control-register mapping, with the reserved areas shaded.

808000h         DMA 0 Global Control           808004h         DMA 0 Source Address           808006h         DMA 0 Destination Address           808008h         DMA 0 Transfer Counter           808009h         DMA 1 Global Control           808010h         DMA 1 Source Address           808014h         DMA 1 Destination Address           808018h         DMA 1 Transfer Counter           808020h         Timer 0 Global Control           808024h         Timer 0 Counter           808038h         Timer 1 Global Control           808034h         Timer 1 Counter           808038h         Timer 1 Period Register           808040h         Serial Port Global Control	
808006h         DMA 0 Destination Address           808008h         B08009h           808010h         DMA 0 Transfer Counter           808010h         DMA 1 Global Control           808014h         DMA 1 Source Address           808016h         DMA 1 Destination Address           808018h         DMA 1 Transfer Counter           808020h         Timer 0 Global Control           808024h         Timer 0 Counter           808028h         Timer 1 Global Control           808030h         Timer 1 Counter           808034h         Timer 1 Period Register	
808008h         DMA 0 Transfer Counter           808009h         B08010h           808010h         DMA 1 Global Control           808014h         DMA 1 Source Address           808016h         DMA 1 Destination Address           808018h         DMA 1 Transfer Counter           808020h         Timer 0 Global Control           808024h         Timer 0 Counter           808028h         Timer 0 Period           808030h         Timer 1 Global Control           808034h         Timer 1 Counter           808038h         Timer 1 Period Register	
808009h           808010h         DMA 1 Global Control           808014h         DMA 1 Source Address           808016h         DMA 1 Destination Address           808018h         DMA 1 Transfer Counter           808020h         Timer 0 Global Control           808024h         Timer 0 Counter           808028h         Timer 0 Period           808030h         Timer 1 Global Control           808034h         Timer 1 Counter           808038h         Timer 1 Period Register	
808010h         DMA 1 Global Control           808014h         DMA 1 Source Address           808016h         DMA 1 Destination Address           808018h         DMA 1 Transfer Counter           808020h         Timer 0 Global Control           808024h         Timer 0 Counter           808028h         Timer 0 Period           808030h         Timer 1 Global Control           808034h         Timer 1 Counter           808038h         Timer 1 Period Register	
808014h DMA 1 Source Address 808016h DMA 1 Destination Address 808018h DMA 1 Transfer Counter 808020h Timer 0 Global Control 808024h Timer 0 Counter 808028h Timer 0 Period 808030h Timer 1 Global Control 808034h Timer 1 Counter	Н
808016h DMA 1 Destination Address 808018h DMA 1 Transfer Counter 808020h Timer 0 Global Control 808024h Timer 0 Counter 808028h Timer 0 Period 808030h Timer 1 Global Control 808034h Timer 1 Counter	
808018h	
808020h Timer 0 Global Control  808024h Timer 0 Counter  808028h Timer 0 Period  808030h Timer 1 Global Control  808034h Timer 1 Counter  808038h Timer 1 Period Register	
808024h Timer 0 Counter  808028h Timer 0 Period  808030h Timer 1 Global Control  808034h Timer 1 Counter  808038h Timer 1 Period Register	
808028h Timer 0 Period  808030h Timer 1 Global Control  808034h Timer 1 Counter  808038h Timer 1 Period Register	
808030h Timer 1 Global Control  808034h Timer 1 Counter  808038h Timer 1 Period Register	
808034h Timer 1 Counter  808038h Timer 1 Period Register	
808038h Timer 1 Period Register	
808040h Serial Port Global Control	
808042h FSX/DX/CLKX Port Control	
808043h FSR/DR/CLKR Port Control	
808044h R/X Timer Control	
808045h R/X Timer Counter	П
808046h R/X Timer Period	
808048h Data Transmit	
80804Ch Data Receive	٦
808050h	
80805Fh	
808060h IOSTRB-Bus Control	
808064h STRB0-Bus Control	
808068h STRB1-Bus Control	٦
808069h	T
Reserved 8097FFh	

Reserved

Figure 9. Peripheral-Bus Memory-Mapped Registers



#### interrupts

To reduce external logic and simplify the interface, the external interrupts can be either edge- or level-triggered. Unlike the fixed interrupt-trap vector-table location of the TMS320C30 and TMS320C31 devices, the TMS320C32 has a user-relocatable interrupt-trap vector table. The interrupt-trap vector table must start on a 256-word boundary. Figure 10 shows the interrupt and trap vector locations memory mapping with shading to indicate reserved areas. The reset vector is fixed to address 0h as shown in Figure 8.

EA (ITTP) + 00h	Reserved
EA (ITTP) + 01h	INTO
EA (ITTP) + 02h	INT1
EA (ITTP) + 03h	INT2
EA (ITTP) + 04h	INT3
EA (ITTP) + 05h	XINT0
EA (ITTP) + 06h	RINT0
EA (ITTP) + 07h	Reserved
EA (ITTP) + 08h	Reserved
EA (ITTP) + 09h	TINT0
EA (ITTP) + 0Ah	TINT1
EA (ITTP) + 0Bh	DINT0
EA (ITTP) + 0Ch	DINT1
EA (ITTP) + 0Dh	Reserved
EA (ITTP) + 1Fh	Nesei veu
EA (ITTP) + 20h	TRAP0
	:
EA (ITTP) + 3Bh	TRAP27
EA (ITTP) + 3Ch	TRAP28
EA (ITTP) + 3Dh	TRAP29
EA (ITTP) + 3Eh	TRAP30
EA (ITTP) + 3Fh	TRAP31

Figure 10. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations

Reserved



SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

## absolute maximum ratings over specified temperature ranges (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see N	lote 1)	0.3 V to 7 V
Input voltage range		– 0.3 V to 7 V
Output voltage range, VO		$\ldots \ldots -0.3$ V to 7 V
Continuous power dissipation (see	e Note 2)	1.95 W
Operating case temperature, T <sub>C</sub>	(PCM (commercial)	0°C to 85°C
	(PCMA (extended)	– 40°C to 125°C
Storage temperature range, T <sub>sto</sub>		– 55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to VSS.

This value calculated for the 'C32-40. Actual operating power is less. This value was obtained under specially produced worst-case
test conditions which are not sustained during normal device operation. These conditions consist of continuous parallel writes of
a checkerboard pattern to the external bus at the maximum rate possible. See normal (I<sub>DD</sub>) current specification in the electrical
characteristics table and refer the Calculation of TMS320C30 Power Dissipation Application Report (literature number SPRU031).

### recommended operating conditions (see Note 3)‡

			MIN	NOM <sup>‡</sup>	MAX	UNIT
$V_{DD}$	Supply voltage (DV <sub>DD</sub> , V <sub>DDL</sub> )		4.75	5	5.25	V
VSS	Supply voltage (CVSS, VSSL, IVSS, DVSS, VSUBS)	*		0		V
\/	Lligh lovel input veltage	CLKIN	2.6		V <sub>DD</sub> + 0.3§	V
VIH	High-level input voltage	All other inputs	2		V <sub>DD</sub> + 0.3§	V
V <sub>IL</sub>	Low-level input voltage		- 0.3§		0.8	V
ІОН	High-level output current				- 300	μΑ
lOL	Low-level output current				2	mA
To	Operating case temperature (commercial)		0		85	°C
TC	Operating case temperature (extended)		- 40		5 5.25 VDD + 0.3§ VDD + 0.3§ 0.8 - 300 2	°C

<sup>‡</sup> All nominal values are at V<sub>DD</sub> = 5 V, T<sub>A</sub> (ambient air temperature)= 25°C.

NOTE 3: All input and output voltage levels are TTL compatible.



<sup>§</sup> These values are derived from characterization and not tested.

SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996


# electrical characteristics over recommended ranges of supply voltage (unless otherwise noted)†‡

	PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
Vон	High-level output voltage		$V_{DD} = MIN, I_{OH} = MAX$	2.4	3		V
VOL	Low-level output voltage		$V_{DD} = MIN, I_{OL} = MAX$		0.3	0.6§	V
loz	High-impedance state output current		$V_{DD} = MAX$	- 20		20	μΑ
Ц	Input current		$V_I = V_{SS}$ to $V_{DD}$	- 10		10	μΑ
		f <sub>X</sub> = 40 MHz	T <sub>A</sub> = 25°C,		160	390	mA
	Supply current	$f_X = 50 \text{ MHz}$	$V_{DD} = MAX,$		200	425	
IDD	(see Note 4)	$f_X = 60 \text{ MHz}$	$f_X = MAX^{\ddagger}$		225	475	
		Standby	IDLE2, CLKIN shut off		50	0.6\$ 20 µ 10 µ 390 425 m 475 µ 15¶ p	μА
Cl	Input capacitance	All other inputs				15¶	pF
Co	Output capacitance					20¶	pF

<sup>†</sup> All nominal values are at V<sub>DD</sub> = 5 V, T<sub>A</sub> (ambient air temperature) = 25°C.

NOTE 4: Actual operating current is less than this maximum value (reference Note 2).

### PARAMETER MEASUREMENT INFORMATION



Where: I<sub>OL</sub> = 2 mA (all outputs)

= 300 μA (all outputs)  $I_{OH}$ 

 $V_{Load} = 2.15 V$ 

= 80-pF typical load-circuit capacitance

Figure 11. Test Load Circuit



<sup>†</sup> f<sub>X</sub> is the input clock frequency. § V<sub>OL</sub>(max) = 0.7 V for A(0:23) ¶ Assured by design but not tested

### PARAMETER MEASUREMENT INFORMATION (CONTINUED)

### signal-transition levels for 'C32 (see Figure 12 and Figure 13)

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified in the following paragraph.

For a high-to-low transition on an output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V. For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V (see Figure 12).




Figure 12. 'C32 Output Levels

Transition times for TTL-compatible inputs are specified as follows. For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V and the level at which the input is said to be low is 0.8 V. For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V and the level at which the input is said to be high is 2 V (see Figure 13).



Figure 13. 'C32 Input Levels

### PARAMETER MEASUREMENT INFORMATION (CONTINUED)

### timing parameter symbology

Timing parameter symbols used in this document are in accordance with JEDEC Standard 100-A. Unless otherwise noted, in order to shorten the symbols, pin names and other related terminology have been abbreviated as follows:

A23-A0 when the physical-memory-width-bit field of the \$\overline{STRBx}\$ control register is set to 32 bits A23-A0 and \$\overline{STRBx}\_B3/A\_1\$ when the physical-memory-width-bit field of the \$\overline{STRBx}\$ control register is set to 16 bits

A23-A0,  $\overline{STRBx\_B3}/A_{-1}$ , and  $\overline{STRBx\_B2}/A_{-2}$  when the physical-memory-width-bit field of the  $\overline{STRBx}$  control register is set to 8 bits

CI CLKIN

RDY RDY

Α

D D(31-0)

H H1, H3

IOS IOSTRB

P t<sub>c(H)</sub>

 $Q t_{c(CI)}$ 

RW  $R/\overline{W}$ 

STRBx\_B(3-0) when the physical-memory-width-bit field of the STRBx control register is set to 32 bits STRBx\_B(1-0) when the physical-memory-width-bit field of the STRBx control register is set to 16 bits STRBx\_B0 when the physical-memory-width-bit field of the STRBx control register is set to 8 bits

XF XF0 or XF1



# operating characteristics for CLKIN, H1 and H3 [Q = $t_{c(Cl)}$ ] (see Figure 14 and Figure 15)

NO.		PARAMETERS	TEST	'C32	-40	'C32-50		'C32-60		UNIT
NO.		PARAMETERS	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1	t <sub>f</sub> (CI)	Fall time, CLKIN			5‡		5‡		4‡	ns
2	tw(CIL)	Pulse duration, CLKIN low	Q = MIN	9		7		6		ns
3	tw(CIH)	Pulse duration, CLKIN high	Q = MIN	9†		8†		6†		ns
4	tr(CI)	Rise time, CLKIN			5‡		5‡		4‡	ns
5	t <sub>C</sub> (CI)	Cycle time, CLKIN		25	303	20	303	16.67	303	ns
6	t <sub>f(H)</sub>	Fall time, H1/H3			3		3		3	ns
7	t <sub>w(HL)</sub>	Pulse duration, H1/H3 low		Q-5		Q-5		Q-4		ns
8	t <sub>w(HH)</sub>	Pulse duration, H1/H3 high		Q-6		Q-6		Q-5		ns
9	t <sub>r(H)</sub>	Rise time, H1/H3			3		3		3	ns
9.1	<sup>t</sup> d(HL-HH)	Delay time, H1/H3 low to H1/H3 high		0	4	0	4	0	4	ns
10	t <sub>C(H)</sub>	Cycle time, H1/H3		50	606	40	606	33.33	606	ns

<sup>†</sup> The minimum CLKIN high pulse duration at 3.3 MHz is 10 ns.

<sup>‡</sup> Assured by design but not tested




Figure 14. CLKIN Timing





Figure 15. H1/H3 Timing

# memory-read-cycle and memory-write-cycle timing (STRBx) (see Figure 16 and Figure 17)

NO.			'C32	-40	'C32-50		'C32-60		UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNII
11	td(H1L-SL)	Delay time, H1 low to STRBx low	0†	11	0†	9	0†	7	ns
12	td(H1L-SH)	Delay time, H1 low to STRBx high	0†	11	0†	9	0†	7	ns
13	td(H1H-RWL)	Delay time, H1 high to R/W low (read)	0†	11	0†	9	0†	8	ns
14	td(H1L-A)	Delay time, H1 low to A valid	0†	11	0†	9	0†	7	ns
15	t <sub>su(D)R</sub>	Setup time, D valid before H1 low (read)	13		10		10		ns
16	th(D)R	Hold time, D after H1 low (read)	0		0		0		ns
17	t <sub>su(RDY)</sub>	Setup time, RDY before H1 low	21		19		17		ns
18	th(RDY)	Hold time, RDY after H1 low	0		0		0		ns
19	td(H1H-RWH)	Delay time, H1 high to $R/\overline{W}$ high (write)		11		9		8	ns
20	t <sub>V</sub> (D)W	Valid time, D after H1 low (write)		17		14		12	ns
21	<sup>t</sup> h(D)W	Hold time, D after H1 high (write)	0		0		0		ns
22	<sup>t</sup> d(H1H-A)	Delay time, H1 high to A valid on back-to-back write cycles		11		9		8	ns
	_								

<sup>†</sup> Assured from characterization but not tested



<sup>‡</sup> STRBx remains low during back-to-back operations.

Figure 16. Memory-Read-Cycle Timing



memory-read-cycle and memory-write-cycle timing (STRBx) (see Figure 16 and Figure 17) (continued)





Figure 17. Memory-Write-Cycle Timing

# memory-read-cycle timing using IOSTRB (see Figure 18)

NO.			'C32	-40	'C32	-50	'C32	-60	UNIT
INO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
11.1	td(H3L-IOSL)	Delay time, H3 low to IOSTRB low	0†	11	0†	9	0†	8	ns
12.1	td(H3L-IOSH)	Delay time, H3 low to IOSTRB high	0†	11	0†	9	0†	8	ns
13.1	<sup>t</sup> d(H1L-RWL)	Delay time, H1 low to $R/\overline{W}$ high	0†	11	0†	9	0†	8	ns
14.1	<sup>t</sup> d(H1L-A)	Delay time, H1 low to A valid	0†	11	0†	9	0†	8	ns
15.1	t <sub>su(D)R</sub>	Setup time, D before H1 high	13		10		9		ns
16.1	<sup>t</sup> h(D)R	Hold time, D after H1 high	0		0		0		ns
17.1	t <sub>su(RDY)</sub>	Setup time, RDY before H1 high	9		8		7		ns
18.1	t <sub>h(RDY)</sub>	Hold time, RDY after H1 high	0		0		0		ns
23	<sup>t</sup> d(H1L-RWH)	Delay time, H1 low to $R/\overline{W}$ low	0†	11	0†	9	0†	8	ns

<sup>†</sup> Assured from characterization but not tested



<sup>†</sup> See Figure 19 and accompanying table.


Figure 18. Memory-Read-Cycle Timing Using IOSTRB



# memory-write-cycle timing using IOSTRB (see Figure 19)

NO.			'C32	-40	'C32	-50	'C32	-60	UNIT
INO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
11.1	<sup>t</sup> d(H3L-IOSL)	Delay time, H3 low to IOSTRB low	0†	11	0†	9	0†	8	ns
12.1	<sup>t</sup> d(H3L-IOSH)	Delay time, H3 low to IOSTRB high	0†	11	0†	9	0†	8	ns
13.1	<sup>t</sup> d(H1L-RWL)	Delay time, H1 low to $R/\overline{W}$ high	0†	11	0†	9	0†	8	ns
14.1	<sup>t</sup> d(H1L-A)	Delay time, H1 low to A valid	0†	11	0†	9	0†	8	ns
17.1	<sup>t</sup> su(RDY)	Setup time, RDY before H1 high	9		8		7		ns
18.1	<sup>t</sup> h(RDY)	Hold time, RDY after H1 high	0		0		0		ns
23	<sup>t</sup> d(H1L-RWH)	Delay time, H1 low to R/W low	0†	11	0†	9	0†	8	ns
24	t <sub>V</sub> (D)W	Valid time, D after H1 high		17		14		12	ns
25	<sup>t</sup> h(D)W	Hold time, D after H1 low	0		0		0		ns

<sup>†</sup> Assured from characterization but not tested



† See Figure 18 and accompanying table.

Figure 19. Memory-Write-Cycle Timing Using IOSTRB

# timing for XF0 and XF1 when executing LDFI or LDII (see Figure 20)

NO.			'C32	-40	'C32	-50	'C32	-60	UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
38	<sup>t</sup> d(H3H-XF0L)	Delay time, H3 high to XF0 low		13		12		11	ns
39	t <sub>su(XF1)</sub>	Setup time, XF1 before H1 low	9		9		8		ns
40	th(XF1)	Hold time, XF1 after H1 low	0		0		0		ns




Figure 20. XF0 and XF1 When Executing LDFI or LDII

## timing for XF0 when executing STFI or STII<sup>†</sup> (see Figure 21)

		'C32	2-40	'C32	-50	'C32	-60	
NO.		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
41	t <sub>d(H3H-XF0H)</sub> Delay time, H3 high to XF0 high		13		12		11	ns

<sup>†</sup> XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store is not driven until the store can execute.




Figure 21. XF0 When Executing a STFI or STII

### timing for XF0 and XF1 when executing SIGI (see Figure 22)

NO.			'C32	-40	'C32	-50	'C32-60		UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
41.1	<sup>t</sup> d(H3H-XF0L)	Delay time, H3 high to XF0 low		13		12		11	ns
42	<sup>t</sup> d(H3H-XF0H)	Delay time, H3 high to XF0 high		13		12		11	ns
43	t <sub>su(XF1)</sub>	Setup time, XF1 before H1 low	9		9		8		ns
44	th(XF1)	Hold time, XF1 after H1 low	0		0		0		ns





Figure 22. XF0 and XF1 When Executing SIGI

### timing for loading XF register when configured as an output pin (see Figure 23)

NO.		'C32	-40	'C32	-50	'C32	-60	UNIT
NO.		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
45	t <sub>V</sub> (H3H-XF) Valid time, H3 high to XF valid		13		12		11	ns



<sup>&</sup>lt;sup>†</sup>OUTXFx represents either bit 2 or 6 of the IOF register.


Figure 23. Loading XF Register When Configured as an Output Pin



## timing of XF changing from output to input mode (see Figure 24)

NO.			'C32	-40	'C32	-50	'C32	-60	UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
46	th(H3H-XF01)	Hold time, XF after H3 high		13†		12†		11 <sup>†</sup>	ns
47	t <sub>su(XF)</sub>	Setup time, XF before H1 low	9		9		8		ns
48	th(XF)	Hold time, XF after H1 low	0		0		0		ns

<sup>†</sup> Assured from characterization but not tested




†Ī/OXFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register.

Figure 24. Change of XF From Output to Input Mode



## timing of XF changing from input to output mode (see Figure 25)

No			'C32	-40	'C32	-50	'C32	-60	UNIT	l
INO	·		MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
49	td(H3H-XFIO)	Delay time, H3 high to XF switching from input to output		17		17		15	ns	Ì



 $\dagger \overline{\text{I}}/\text{OXFx}$  represents either bit 1 or bit 5 of the IOF register.

Figure 25. Change of XF From Input to Output Mode



SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996


# timing for $\overline{\text{RESET}}$ [Q = $t_{\text{c(CI)}}$ ] (see Figure 26)

NO.			'C32	-40	'C32	-50	'C32	-60	UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
50	t <sub>su(RESET)</sub>	Setup time, RESET before CLKIN low	10	Q†	10	Q†	7	Q†	ns
51	td(CLKINH-H1H)	Delay time, CLKIN high to H1 high	2	12	2	10	2	10	ns
52	td(CLKINH-H1L)	Delay time, CLKIN high to H1 low	2	12	2	10	2	10	ns
53	t <sub>su</sub> (RESETH-H1L)	Setup time, RESET high before H1 low and after ten H1 clock cycles	9		7		6		ns
54	td(CLKINH-H3L)	Delay time, CLKIN high to H3 low	2	12	2	10	2	10	ns
55	td(CLKINH-H3H)	Delay time, CLKIN high to H3 high	2	12	2	10	2	10	ns
56	<sup>t</sup> dis(H1H-D)	Disable time, H1 low to D in the high-impedance state		13‡		12‡		11‡	ns
57	<sup>t</sup> dis(H3HL-A)	Disable time, H3 low to A in the high-impedance state		9‡		8‡		7‡	ns
58.1	td(H3H-CONTROLH)	Delay time, H3 high to control signals high		9‡		8‡		7‡	ns
58.2	<sup>t</sup> d(H1H-RWH)	Delay time, H1 low to R/W high		9‡		8‡		7‡	ns
59	<sup>t</sup> d(H1H-IACKH)	Delay time, H1 high to IACK high		9‡		8‡		7‡	ns
60	tdis(RESETL-ASYNCH)	Disable time, RESET low to asynchronous reset signals in the high-impedance state		21‡		17 <sup>‡</sup>		14 <sup>‡</sup>	ns



<sup>†</sup> Assured by design but not tested ‡ Assured from characterization but not tested

## timing for $\overline{RESET}$ [Q = $t_{c(CI)}$ ] (continued)



<sup>†</sup> RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.

Figure 26. RESET Timing



<sup>&</sup>lt;sup>‡</sup> The R/W output is placed in the high-impedance state during reset and can be provided with a resistive pullup, nominally 18–22 kΩ, if undesirable spurious writes can occur when these outputs go low.

<sup>§</sup> In microprocessor mode (MCBL/MP = 0), reset vector is fetched twice with seven software wait states each. In microcomputer mode (MCBL/MP = 1), the reset vector is fetched two times, with no software wait states.

<sup>¶</sup> Control signals include STRBx and IOSTRB.

<sup>#</sup> Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLKx.

# timing for $\overline{\text{INT3}} - \overline{\text{INT0}}$ interrupt response [P = $t_{\text{C(H)}}$ ] (see Figure 27)

NO.			'C32	-40	'C32	-50	'C32	-60	UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
61	t <sub>su(INT)</sub>	Setup time, INT3-INT0 before H1 low	13		10		8		ns
62.1	tw(INT)	Pulse duration of interrupt to assure only one interrupt seen for level-triggered interrupts	Р	2P†	Р	2P†	Р	2P†	ns
62.2	tw(INT)	Pulse duration of interrupt for edge-triggered interrupts	Ρţ		P†		Ρţ		ns

<sup>†</sup> Assured from characterization but not tested.




Figure 27. INT3-INT0 Interrupt-Response Timing

SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

### timing for IACK (see Notes 5 and Figure 28)

NO.			'C32	2-40	'C32	-50	'C32	-60	UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
63	td(H1H-IACKL)	Delay time, H1 high to IACK low		9		7		6	ns
64	td(H1H-IACKH)	Delay time, H1 high to IACK high		9		7		6	ns

NOTES: 5. IACK is active for the entire duration of the bus cycle and is extended if the bus cycle utilizes wait states.





Figure 28. **IACK** Timing

_
30)
Figure
and
29
Figure
(see
7
ಕ್ರ
II
ی
timing
ort

מפו	מו-אסור יוו	3611a1-b01 (111111) [1 - c(H)] (366 1 18a16	3	alid i gale 50)						
2				,C32	C32-40	,C3	C32-50	,C3	C32-60	FIN
į				MIN	MAX	MIN	MAX	NIM	MAX	
92	td(H1-SCK)	Delay time, H1 high to internal CLKX/F	-KX/R high/low		13		10		8	ns
ç		0/2/20	CLKX/R ext	2.6P		2.6P		2.6P		1
8	(SCK)	Cycle time, CLKX/K	CLKX/R int	2P	(2 <sup>32</sup> )P	2P	(2 <sup>32</sup> )P	2P	(2 <sup>32</sup> )P	su
0	,		CLKX/R ext	P + 10		P + 10		P + 10		9
٥	tw(SCK)	Pulse duration, CENA/R nign/10w	CLKX/R int	$[t_{c(SCK)}/2]-5$	$[t_{C(SCK)}/2] + 5$	$[t_{c(SCK)}/2]-5$	$[t_{c(SCK)}/2]+5$	$[t_{c(SCK)}/2]-5$	[t <sub>c(SCK)</sub> /2]+5	s
89	t <sub>r(SCK)</sub>	Rise time, CLKX/R			7		9		5	su
69	t <sub>f</sub> (SCK)	Fall time, CLKX/R			7		9		5	su
6	•	Lilon, VG of VV 10 comit males	CLKX ext		30		24		20	C S
2	(A(DX)	Delay time, OLKA to DA Valid	CLKX int		17		16		15	S
,	,	and GV IO analysis and Comit analysis	CLKR ext	6		6		8		9
_	'su(DR)	Setup time, DN before CENN 10w	CLKR int	21		17		15		8
7	•	and the state of t	CLKR ext	6		7		9		ns
7/	th(DR)		CLKR int	0		0		0		ns
1		Delay time, CLKX to internal FSX	CLKX ext		27		22		20	C C
2	rd(FSX)	high/low	CLKX int		15		15		14	<u>0</u>
7		Wol dy 10 probable 200 point mitted	CLKR ext	6		7		9		ú
7	'su(FSR)	Setup tillie, FOR Delote CERR fow	CLKR int	6		7		9		SII
7.5	į	Hold time, FSX/R input from CLKX/R	CLKX/R ext	6		7		9		ú
2	th(FS)	low	CLKX/R int	0		0		0		8
22	•	Setup time, external FSX before	CLKX ext	8 – PŤ	$[t_{c(SCK)}/2]$ -10†	8-P†	$[t_{c(SCK)}/2]$ -10†	8-P†	$[t_{c(SCK)}/2]$ -10†	C C
0	'su(FSX)	CLKX high	CLKX int	21-PŤ	t <sub>c(SCK)</sub> /2†	21-PT	t <sub>c</sub> (SCK)/2 <sup>†</sup>	21-PT	t <sub>c(SCK)</sub> /2†	SI
1	•	Delay time, CLKX to first DX bit, FSX	CLKX ext		30†		24†		20†	ú
`	ر(CH-DX)۷	precedes CLKX high	CLKX int		18†		14†		12†	2
78	td(FSX-DX)V	Delay time, FSX to first DX bit, CLKX precedes FSX	recedes FSX		30†		24†		20†	ns
79	t <sub>d(DXZ)</sub>	Delay time, CLKX high to DX in the high-impedance state following last data bit	lh-impedance		17†		14†		12†	ns
† Ass	ured from cha	Assured from characterization but not tested								

† Assured from characterization but not tested

# serial-port timing [P = $t_{c(H)}$ ] (see Figure 29 and Figure 30) (continued)



- NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.
  - B. Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.

CLKX/R - 73 FSX(INT) 78 FSX(EXT) 70 79 - 77 Bit *n-1* Bit 0 Bit n-2 Bit n-3 DX **4** 75 **FSR** 74 DR Bit *n-1* Bit *n-2* Bit *n-3* 71 -**- 72** 

Figure 29. Fixed Data-Rate-Mode Timing

- NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.
  - B. Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.
  - C. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

Figure 30. Variable Data-Rate-Mode Timing



# timing for $\overline{HOLD}/\overline{HOLDA}$ [P = $t_{c(H)}$ ] (see Note 6 and Figure 31)


NO.			'C32-4	40	'C32-	50	'C32-	60	UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNII
80	tsu(HOLD)	Setup time, HOLD before H1 low	13		10		8		ns
81	t <sub>V</sub> (HOLDA)	Valid time, HOLDA after H1 low	0†	9	0†	7	0†	6	ns
82	tw(HOLD)	Pulse duration, HOLD low	2P		2P		2P		ns
83	<sup>t</sup> w(HOLDA)	Pulse duration, HOLDA low	P-5 <sup>†</sup>		P-5 <sup>†</sup>		P-5 <sup>†</sup>		ns
84	<sup>t</sup> d(H1L-SH)H	Delay time, H1 low to STRBx high for a HOLD	0‡	9	0‡	7	0‡	6	ns
84.1	td(H1H-IOS)H	Delay time, H1 high to IOSTRB high for a HOLD	0‡	9	0‡	7	0‡	6	ns
85	tdis(H1L-S)	Disable time, H1 low to STRBx or IOSTRB (in the high-impedance state)	0‡	9†	0‡	8†	0‡	7†	ns
86	ten(H1L-S)	Enable time, H1 low to STRBx or IOSTRB active	0‡	9	0‡	7	0‡	6	ns
87	tdis(H1L-RW)	Disable time, H1 low to R/W in the high-impedance state	0†	9†	0†	8†	0†	7†	ns
88	<sup>t</sup> en(H1L-RW)	Enable time, H1 low to R/W (active)	0†	9	0†	7	0†	6	ns
89	tdis(H1L-A)	Disable time, H1 low to A in the high-impedance state	0‡	10†	0‡	8†	0‡	7†	ns
90	<sup>t</sup> en(H1L-A)	Enable time, H1 low to A valid	0‡	13	0‡	12	0‡	11	ns
91	<sup>t</sup> dis(H1H-D)	Disable time, H1 high to D disabled in the high-impedance state	0‡	9†	0‡	8†	0‡	7†	ns

<sup>†</sup> Assured from characterization but not tested

NOTE 6: HOLD is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur. The NOHOLD bit of the primary-bit-control register overwrites the HOLD signal.



<sup>‡</sup> Not tested




NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.

Figure 31. HOLD/HOLDA Timing



## timing of peripheral pin configured as general-purpose I/O (see Figure 32)

NO.			'C32	C32-40 'C32-50		'C32-60		UNIT	
INO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
92	t <sub>su</sub> (GPIOH1L)	Setup time, general-purpose input before H1 low	10		9		8		ns
93	th(GPIOH1L)	Hold time, general-purpose input after H1 low	0		0		0		ns
94	td(GPIOH1H)	Delay time, general-purpose output after H1 high		13		10		8	ns




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 32. Peripheral-Pin General-Purpose I/O Timing

### timing of peripheral pin changing from general-purpose output to input mode (see Figure 33)

NO.			'C32-40		'C32-50		'C32-60		UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
95	<sup>t</sup> h(H1H)	Hold time, after H1 high		13		12		11	ns
96	t <sub>su(GPI0H1L)</sub>	Setup time, peripheral pin before H1 low	10		9		8		ns
97	th(GPIOH1L)	Hold time, peripheral pin after H1 low	0		0		0		ns



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.


Figure 33. Timing of Peripheral Pin Changing From General-Purpose Output to Input-Mode



SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

## timing of peripheral pin changing from general-purpose input to output mode (see Figure 34)

I	NO.			'C32·	-40	'C32	-50	'C32	-60	UNIT
	NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	98	<sup>t</sup> d(GPIOH1H)	Delay time, H1 high to peripheral pin switching from input to output		13		10		8	ns



NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 34. Timing of Peripheral Pin Changing From General-Purpose Input to Output Mode



# timing for timer pin [P = $t_{c(H)}$ ] (see Figure 35)<sup>†</sup>

NO.				'C32	-40	UNIT
NO.				MIN	MAX	UNIT
99	tsu(TCLKH1L)	Setup time, TCLK external before H1 low		10		ns
100	th(TCLKH1L)	Hold time, TCLK external after H1 low		0		ns
101	td(TCLKH1H)	Delay time, H1 high to TCLK internal valid			9	ns
102		Cycle time, TCLK	TCLK external	2.6P		20
102	t <sub>C</sub> (TCLK)	Cycle time, TCLK	TCLK internal	2P	(2 <sup>32</sup> )P‡	ns
103 tw/TCLK)		Dulas duration TOLIV high /law.		P + 10	·	20
103	<sup>t</sup> w(TCLK)	Pulse duration, TCLK high/low	TCLK internal	[t <sub>C</sub> (TCLK)/2]-5	[t <sub>C</sub> (TCLK)/2]+5	ns

<sup>†</sup> Timing parameters 99 and 100 are applicable for a synchronous input clock. Timing parameters 102 and 103 are applicable for an asynchronous input clock.

<sup>‡</sup> Assured by design but not tested

NO.				'C32	:-50	UNIT
INO.				MIN	MAX	UNIT
99	t <sub>su</sub> (TCLKH1L)	Setup time, TCLK external before H1 low		8		ns
100	th(TCLKH1L)	Hold time, TCLK external after H1 low		0		ns
101	td(TCLKH1H)	Delay time, H1 high to TCLK internal valid			9	ns
102	t (=0.10)	Cycle time, TCLK cycle time	TCLK external	2.6P		no
102	t <sub>C</sub> (TCLK)	Cycle time, TCLK cycle time	TCLK internal	2P	(2 <sup>32</sup> )P‡	ns
103		Poles deserve TOLKHista (Issue		P + 10	·	no
103	tw(TCLK)	Pulse duration, TCLK high / low	TCLK internal	[t <sub>C(TCLK)</sub> /2]-5	[t <sub>C(TCLK)</sub> /2]+5	ns

<sup>†</sup> Timing parameters 99 and 100 are applicable for a synchronous input clock. Timing parameters 102 and 103 are applicable for an asynchronous input clock.

<sup>‡</sup> Assured by design but not tested

NO.				'C32	2-60	UNIT
NO.				MIN	MAX	UNIT
99	tsu(TCLKH1L)	Setup time, TCLK external before H1 low		6		ns
100	th(TCLKH1L)	Hold time, TCLK external after H1 low	0		ns	
101	td(TCLKH1H)	Delay time, H1 high to TCLK internal valid		8	ns	
400		Cuele time TCLV evele time		2.6P		
102	t <sub>C</sub> (TCLK)	Cycle time, TCLK cycle time	TCLK internal	2P	(2 <sup>32</sup> )P‡	ns
402		Dulan devention TOLK bink flow		P + 10		
103	tw(TCLK)	Pulse duration, TCLK high/low	TCLK internal	[t <sub>C(TCLK)</sub> /2]-5	[t <sub>C(TCLK)</sub> /2]+5	ns

<sup>†</sup> Timing parameters 99 and 100 are applicable for a synchronous input clock. Timing parameters 102 and 103 are applicable for an asynchronous input clock.

<sup>‡</sup> Assured by design but not tested




Figure 35. Timing for Timer Pin




SPRS027C - JANUARY 1995 - REVISED DECEMBER 1996

# timing for $\overline{SHZ}$ pin [Q = $t_{c(Cl)}$ ] (see Figure 36)

		'C32	-50†	'C32	-60	UNIT
NO.		MIN	MAX	MIN	MAX	ONIT
104	tdis(SHZ) Disable time, SHZ low to all O, I/O pins in the high-impedance state	0†	2Q†	0†	2Q†	ns

<sup>†</sup> Assured by characterization but not tested



NOTE A: Enabling  $\overline{SHZ}$  destroys 'C32 register and memory contents. Assert  $\overline{SHZ}$  = 1 and reset the 'C32 to restore it to a known condition.

Figure 36. SHZ Pin Timing

**Table 1. Thermal Resistance Characteristics for PCM package** 

	PARAMETER	MIN	MAX	UNIT
R <sub>⊖</sub> JA	Junction-to-free-air		39	°C/W
R <sub>⊖</sub> JC	Junction-to-case		10.0	°C/W




### **MECHANICAL DATA**

### PCM(S-PQFP-G\*\*\*)

### PLASTIC QUAD FLATPACK

### 144 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-022
  - D. The 144PCM is identical to 160PCM except that 4 leads per corner are removed.
  - E. Foot length is measured from lead tip to a position on backside of lead 0,25 mm above seating plane (gage plane)
  - F. Preliminary drawing





### PACKAGE OPTION ADDENDUM

18-Jul-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TMS320C32PCM40	NRND	QFP	PCM	144	24	Pb-Free (RoHS)	CU NIPDAU	Level-4-245C-72HR
TMS320C32PCM50	NRND	QFP	PCM	144	24	Pb-Free (RoHS)	CU NIPDAU	Level-4-245C-72HR
TMS320C32PCM60	NRND	QFP	PCM	144	24	Pb-Free (RoHS)	CU NIPDAU	Level-4-245C-72HR
TMS320C32PCMA40	NRND	QFP	PCM	144	24	Pb-Free (RoHS)	CU NIPDAU	Level-4-245C-72HR
TMS320C32PCMA50	NRND	QFP	PCM	144	24	Pb-Free (RoHS)	CU NIPDAU	Level-4-245C-72HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265