



## FOUR CHANNEL DIGITAL AUDIO LIP-SYNC DELAY WITH I<sup>2</sup>C CONTROL

### FEATURES

- Digital Audio Format: 16-24-bit I<sup>2</sup>S, Right-Justified, Left-Justified
- I<sup>2</sup>C Bus Controlled
- Dual Serial Input Ports
- Delay Time: 85 ms/ch at fs = 48 kHz
- Delay Resolution: One Sample
- Delay Memory Cleared on Power-Up or After Delay Changes
  - Eliminates Erroneous Data on Output
- 3.3 V Operation With 5 V Tolerant I/O and I<sup>2</sup>C Control
- Supports Audio Bit Clock Rates of 32 to 64 fs with fs = 32 kHz–192 kHz
- No External Crystal or Oscillator Required
  - All Internal Clocks Generated From the Audio Clock
- Independent Clocks for Each Audio Input
- Surface Mount 4mm × 4mm, 16-pin QFN Package


### APPLICATIONS

- High Definition Lip-Sync Delay
- Flat Panel TV Lip-Sync Delay
- Home Theater Rear Channel Effects
- Wireless Speaker Front-Channel Synchronization

### DESCRIPTION


The TPA5051 accepts two serial audio inputs, buffers the data for a selectable period of time, and outputs the delayed audio data on two serial outputs. One device allows delay of up to 85 ms/ch (fs = 48 kHz) to synchronize the audio stream to the video stream in systems with complex video processing algorithms. If more delay is needed, the devices can be connected in series. Independent clocks can be used for each audio input.

### SIMPLIFIED APPLICATION DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**PIN DESCRIPTIONS**




**TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
ADD0	10	I	I <sup>2</sup> C address select pin – LSB. 5V tolerant input.
ADD1	11	I	I <sup>2</sup> C address select pin. 5V tolerant input.
ADD2	12	I	I <sup>2</sup> C address select pin – MSB. 5V tolerant input.
BCLK1 <sup>(1)</sup>	16	I	Audio data bit clock input for serial input 1. 5V tolerant input.
BCLK2 <sup>(1)</sup>	8	I	Audio data bit clock input for serial input 2. 5V tolerant input.
DATA1	2	I	Audio serial data input for serial input 1. 5V tolerant input.
DATA2	6	I	Audio serial data input for serial input 2. 5V tolerant input.
DATA_OUT1	15	O	Delayed audio serial data output for channel 1.
DATA_OUT2	9	O	Delayed audio serial data output for channel 2.
GND	5, 14	P	Ground – All ground terminals must be tied to GND for proper operation
LRCLK1 <sup>(1)</sup>	1	I	Channel 1 left and right serial audio sampling rate clock (fs). 5V tolerant input.
LRCLK2 <sup>(1)</sup>	7	I	Channel 2 left and right serial audio sampling rate clock (fs). 5V tolerant input.
SCL	3	I	I <sup>2</sup> C communication bus clock input. 5V tolerant input.
SDA	4	I/O	I <sup>2</sup> C communication bus data input. 5V tolerant input.
VDD	13	P	Power supply interface.
Thermal Pad		-	Connect to ground. Must be soldered down in all applications to properly secure device on the PCB.

(1) Left and right channels may use different BCLK frequencies as well as different LRCLK (fs) frequencies.

**FUNCTIONAL BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT
V <sub>DD</sub>	Supply voltage	-0.3 to 3.6	V
V <sub>I</sub>	Input voltage	DATA, LRCLK, BCLK, SCL, SDA, ADD[2:0]	-0.3 to 5.5
	Continuous total power dissipation	See Dissipation Rating Table	
T <sub>A</sub>	Operating free-air temperature range	-40 to 85	°C
T <sub>J</sub>	Operating junction temperature range	-40 to 125	°C
T <sub>stg</sub>	Storage temperature range	-65 to 125	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operations of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**DISSIPATION RATINGS<sup>(1)</sup>**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
RSA	2.5 W	25 mW/°C	1.375 W	1.0 W

(1) This data was taken using 1 oz trace copper and copper pad that is soldered directly to a JEDEC standard high-k PCB. The thermal pad must be soldered to a thermal land on the printed-circuit board. See TI technical briefs [SCBA01D](#) and [SLUA271](#) for more information about using the QFN thermal pad.

**RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	VDD	3	3.6	V
V <sub>IH</sub>	High-level input voltage	DATA1, DATA2, LRCLK1, LRCLK2, BCLK1, BCLK2, SCL, SDA, ADD[2:0]	2		V
V <sub>IL</sub>	Low-level input voltage	DATA1, DATA2, LRCLK1, LRCLK2, BCLK1, BCLK2, SCL, SDA, ADD[2:0]		0.8	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

**DC CHARACTERISTICS**

$T_A = 25^{\circ}\text{C}$ ,  $V_{DD} = 3\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{DD}$	Supply current $V_{DD} = 3.3\text{ V}$ , $f_s = 48\text{ kHz}$ , $BCLK = 32 \times f_s$		1.8	3	mA
$I_{OH}$	High-level output current DATA_OUT1 = DATA_OUT2 = 2.6 V	5		13	mA
$I_{OL}$	Low-level output current DATA_OUT1 = DATA_OUT2 = 0.4 V	5		13	mA
$I_{IH}$	High-level input current DATA1, DATA2, LRCLK1, LRCLK2, BCLK1, BCLK2, SCL, SDA, $V_i = 5.5\text{ V}$ , $V_{DD} = 3\text{ V}$			20	$\mu\text{A}$
	ADD[2:0], $V_i = 3.6\text{ V}$ , $V_{DD} = 3.6\text{ V}$			5	$\mu\text{A}$
$I_{IL}$	Low-level input current DATA1, DATA2, LRCLK1, LRCLK2, BCLK1, BCLK2, SCL, SDA, ADD[2:0], $V_i = 0\text{ V}$ , $V_{DD} = 3.6\text{ V}$			1	$\mu\text{A}$

**TIMING CHARACTERISTICS<sup>(1)(2)</sup>**

For I<sup>2</sup>C Interface Signals Over Recommended Operating Conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SCL}$	Frequency, SCL No wait states			400	kHz
$t_{w(H)}$	Pulse duration, SCL high	0.6			$\mu\text{s}$
$t_{w(L)}$	Pulse duration, SCL low	1.3			$\mu\text{s}$
$t_{su1}$	Setup time, SDA to SCL	100			ns
$t_{h1}$	Hold time, SCL to SDA	10			ns
$t_{(buf)}$	Bus free time between stop and start condition	1.3			$\mu\text{s}$
$t_{su2}$	Setup time, SCL to start condition	0.6			$\mu\text{s}$
$t_{h2}$	Hold time, start condition to SCL	0.6			$\mu\text{s}$
$t_{su3}$	Setup time, SCL to stop condition	0.6			$\mu\text{s}$

- (1)  $V_{\text{Pull-up}} = V_{DD}$
- (2) A pull-up resistor  $\leq 2\text{ k}\Omega$  is required for a 5 V I<sup>2</sup>C bus voltage.




Figure 1. SCL and SDA Timing





Figure 2. Start and Stop Conditions Timing

## Serial Audio Input Ports

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SCLKIN}$ Frequency, BCLK $32 \times f_s$ , $48 \times f_s$ , $64 \times f_s$		1.024		12.288	MHz
$t_{su1}$ Setup time, LRCLK to BCLK rising edge		10			ns
$t_{h1}$ Hold time, LRCLK from BCLK rising edge		10			ns
$t_{su2}$ Setup time, DATA to BCLK rising edge		10			ns
$t_{h2}$ Hold time, DATA from BCLK rising edge		10			ns
LRCLK frequency		32	48	192	kHz
BCLK duty cycle			50%		
LRCLK duty cycle			50%		
BCLK rising edges between LRCLK rising edges	LRCLK duty cycle = 50%	32		64	BCLK edges



**Figure 3. Serial Data Interface Timing**

## APPLICATION INFORMATION

### AUDIO SERIAL INTERFACE


The audio serial interface for the TPA5051 consists of two 3-wire synchronous serial ports. Each includes an LRCLK, BCLK, and DATA. BCLK is the serial audio bit clock, and it is used to clock the serial data present on the DATA line into the serial shift register of the audio interface. Serial data is clocked into the TPA5051 on the rising edge of BCLK. LRCLK is the serial audio left/right word clock, operated at the sampling frequency,  $f_s$ . It is used to latch serial data into the internal registers of the serial audio interface. BCLK can be operated at 32 to 64 times the sampling frequency for right-justified, left-justified, and I<sup>2</sup>S formats. Generally, both LRCLK and BCLK should be synchronous to the system clock. However, the TPA5051 does not have a system clock, so the only synchronization necessary is between BCLK and LRCLK.

### AUDIO DATA FORMATS AND TIMING


The TPA5051 supports industry-standard audio data formats, including right-justified, I<sup>2</sup>S, and left-justified. The data formats are shown in [Figure 4](#). Data formats are selected using the I<sup>2</sup>C interface and register map (see [Table 1](#)).

APPLICATION INFORMATION (continued)

(1) Right-Justified Data Format; L-Channel = HIGH, R-Channel = LOW



(2) I<sup>2</sup>S Data Format; L-Channel = LOW, R-Channel = HIGH



(3) Left-Justified Data Format; L-Channel = HIGH, R-Channel = LOW





Figure 4. Audio Data Formats

**APPLICATION INFORMATION (continued)**

**GENERAL I<sup>2</sup>C OPERATION**

The I<sup>2</sup>C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte (8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. These conditions are shown in Figure 5. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then wait for an acknowledge condition. The TPA5051 holds SDA low during acknowledge clock period to indicate an acknowledgement. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection.

An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. When the bus level is 5 V, pull-up resistors between 1 kΩ and 2 kΩ in value must be used. For a bus level of 3.3 V, higher resistor values, such as 10 kΩ, may be used.



**Figure 5. Typical I<sup>2</sup>C Sequence**

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is shown in Figure 5.

The 7-bit address for the TPA5051 is selectable using the 3 address pins (ADD0, ADD1, ADD2). Table 1 lists the 8 possible slave addresses.

**Table 1. I<sup>2</sup>C Slave Address**

FIXED ADDRESS (4 MSB bits)	SELECTABLE ADDRESS BITS		
	ADD2	ADD1	ADD0
1101	0	0	0
1101	0	0	1
1101	0	1	0
1101	0	1	1
1101	1	0	0
1101	1	0	1
1101	1	1	0
1101	1	1	1

**SINGLE-AND MULTIPLE-BYTE TRANSFERS**

The serial control interface supports both single-byte and multi-byte read/write operations for all registers.

During multiple-byte read operations, the TPA5051 responds with data, a byte at a time, starting at the register assigned, as long as the master device continues to respond with acknowledges.

The TPA5051 supports sequential I<sup>2</sup>C addressing. For write transactions, if a register is issued followed by data for that register and all the remaining registers that follow, a sequential I<sup>2</sup>C write transaction has taken place. For I<sup>2</sup>C sequential write transactions, the register issued then serves as the starting point, and the amount of data subsequently transmitted, before a stop or start is transmitted, determines to how many registers are written.

### SINGLE-BYTE WRITE

As shown in Figure 6, a single-byte data write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the TPA5051 responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the TPA5051 internal memory address being accessed. After receiving the register byte, the TPA5051 again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the TPA5051 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data write transfer.




Figure 6. Single-Byte Write Transfer

### MULTIPLE-BYTE WRITE AND INCREMENTAL MULTIPLE-BYTE WRITE

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the TPA5051 as shown in Figure 7. After receiving each data byte, the TPA5051 responds with an acknowledge bit.




Figure 7. Multiple-Byte Write Transfer

### SINGLE-BYTE READ

As shown in Figure 8, a single-byte data read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. For the data read transfer, both a write followed by a read are actually done. Initially, a write is done to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is set to a 0.

After receiving the TPA5051 address and the read/write bit, the TPA5051 responds with an acknowledge bit. The master then sends the internal memory address byte, after which the TPA5051 issues an acknowledge bit. The master device transmits another start condition followed by the TPA5051 address and the read/write bit again. This time the read/write bit is set to 1, indicating a read transfer. Next, the TPA5051 transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer.




Figure 8. Single-Byte Read Transfer

## MULTIPLE-BYTE READ

A multiple-byte data read transfer is identical to a single-byte data read transfer except that multiple data bytes are transmitted by the TPA5051 to the master device as shown in Figure 9. With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.




Figure 9. Multiple-Byte Read Transfer

## TPA5051 Operation

The following sections describe the registers configurable via I<sup>2</sup>C commands for the TPA5051.

Only a single decoupling capacitor (0.1  $\mu$ F–1  $\mu$ F) is required across VDD and GND. The ADDx terminals can be directly connected to VDD or GND. Table 1 describes the I<sup>2</sup>C addresses selectable via the ADDx terminals. A schematic implementation of the TPA5051 is shown in Figure 10.




Figure 10. TPA5051 Schematic

## SERIAL CONTROL INTERFACE REGISTER SUMMARY

**Table 2. Serial Control Register Summary**

REGISTER	REGISTER NAME	NO. OF BYTES	CONTENTS	INITIALIZATION VALUE
0x01 <sup>(1)</sup>	Control Register	1	Description shown in subsequent section	00
0x02 <sup>(1)</sup>	Right Delay Upper (5 bits)	1	Description shown in subsequent section	00
0x03 <sup>(1)</sup>	Right Delay Lower (8 bits)	1	Description shown in subsequent section	00
0x04 <sup>(1)</sup>	Left Delay Upper (5 bits)	1	Description shown in subsequent section	00
0x05 <sup>(1)</sup>	Left Delay Lower (8 bits)	1	Description shown in subsequent section	00
0x06 <sup>(1)</sup>	Frame Delay	1	Description shown in subsequent section	00
0x07 <sup>(1)</sup>	RJ Packet Length	1	Description shown in subsequent section	00
0x08 <sup>(1)</sup>	Complete Update	1	Description shown in subsequent section	00
0x09 <sup>(2)</sup>	Control Register	1	Description shown in subsequent section	00
0x0A <sup>(2)</sup>	Right Delay Upper (5 bits)	1	Description shown in subsequent section	00
0x0B <sup>(2)</sup>	Right Delay Lower (8 bits)	1	Description shown in subsequent section	00
0x0C <sup>(2)</sup>	Left Delay Upper (5 bits)	1	Description shown in subsequent section	00
0x0D <sup>(2)</sup>	Left Delay Lower (8 bits)	1	Description shown in subsequent section	00
0x0E <sup>(2)</sup>	Frame Delay	1	Description shown in subsequent section	00
0x0F <sup>(2)</sup>	RJ Packet Length	1	Description shown in subsequent section	00
0x10 <sup>(2)</sup>	Complete Update	1	Description shown in subsequent section	00

(1) I<sup>2</sup>C registers for serial data channel 1

(2) I<sup>2</sup>C registers for serial data channel 2

### CONTROL REGISTER (0x01, 0x09)

The control register allows the user to mute a specific audio channel. It is also used to specify the data type (I<sup>2</sup>S, Right-Justified, or Left-Justified).

**Table 3. Control Registers (0x01, 0x09)<sup>(1)</sup>**

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
<b>0</b>	<b>0</b>	X	X	X	X	–	–	<b>Left and Right channel are active.</b>
0	1	X	X	X	X	–	–	Left channel is MUTED.
1	0	X	X	X	X	–	–	Right channel is MUTED.
1	1	X	X	X	X	–	–	Left and Right channel are MUTED.
–	–	X	X	X	X	<b>0</b>	<b>0</b>	<b>I<sup>2</sup>S data format</b>
–	–	X	X	X	X	0	1	Right-justified data format (see PACKET LENGTH register 0x07)
–	–	X	X	X	X	1	0	Left-justified data format
–	–	X	X	X	X	1	1	Bypass mode – data is passed straight through without delay.

(1) Default values are in **bold**.

### AUDIO DELAY REGISTERS (0x02–0x05, 0x0A–0x0D)

The audio delay for the left and right channels is fixed by writing a total of 13 bits (2 byte transfer) to upper and lower registers as specified in [Table 1](#). A multiple byte transfer should be performed starting with the control register and following with 4 bytes to fill the upper and lower registers associated with right/left channel delay. The decimal value of D0–D13 equals the number of samples to delay. The maximum number of delayed samples per channel is 4095 for the TPA5051. This equates to 85.3 ms ( $[4095 \times (1/F_s)]$ ) at 48 kHz) of delay per channel.

**Table 4. Audio Delay Registers (0x02–0x05, 0x0A–0x0D)<sup>(1)</sup>**

D13	D12	D11–D2	D1	D0	FUNCTION
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>Left and Right audio is passed to output with no delay.</b>
0	0	0	0	1	Left and Right audio is delayed by 1 sample (1/Fs = delay time)
1	1	1	1	1	Left and Right audio is delayed by 4095 samples (4095/Fs = delay time)

(1) Default values are in **bold**.

### FRAME DELAY REGISTERS (0x06, 0x0E)

This register can be used to specify delay in video frames instead of audio samples. When the MSB is set to 1, the audio delay registers (0x01–0x04) are bypassed and the Frame Delay Register is used to set the delay based on the frame rate (D6), audio sample rate (D5–D3), and number of frames to delay (D2–D0).

The total audio delay time is calculated by the following formula:

$$\text{Audio Delay (in samples)} = \text{int} [\# \text{ Delay Frames} \times (1/\text{Frame Rate}) \times \text{Audio Sample Rate}]$$

If the result of the formula above is greater than the maximum number of delay samples (4095 for TPA5051), then the value is limited to this maximum before passing to the delay block.

**Table 5. Frame Delay Registers (0x06, 0x0E)<sup>(1)</sup>**

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
<b>0</b>								<b>Settings in this register are masked and audio delay is determined by settings in the right/left audio delay registers.</b>
1								Right/left audio delay registers are masked and delay is determined by settings in this register.
	<b>0</b>							<b>Frame rate = 50 Hz</b>
	1							Frame rate = 59.94 Hz
		<b>0</b>	<b>0</b>	<b>0</b>				<b>Audio sample rate = 32 kHz</b>
		0	0	1				Audio sample rate = 44.1 kHz
		0	1	0				Audio sample rate = 48 kHz
		0	1	1				Audio sample rate = 88.2 kHz
		1	0	0				Audio sample rate = 96 kHz
		1	0	1				Audio sample rate = 176.4 kHz
		1	1	0				Audio sample rate = 192 kHz
		1	1	1				Audio sample rate = 192 kHz
					<b>0</b>	<b>0</b>	<b>0</b>	<b>Delay frames = 1</b>
					0	0	1	Delay frames = 2
					1	1	1	Delay frames = 8

(1) Default values are in **bold**.

### RJ PACKET LENGTH REGISTERS (0x07, 0x0F)

This register is only used in right justified mode. The decimal value of bits [5:0] represents the width of the useable data in a right justified audio stream. The number of BCLK transitions between LRCLK transitions must be greater than or equal to the packet length selected in this register. The maximum packet length value is 24 bits. Any setting greater whose numerical value is greater than 24 bits is limited to the maximum 24 bits.

**Table 6. RJ Package Length (0x07, 0x0F)<sup>(1)</sup>**

D5	D4	D3	D2	D1	D0	FUNCTION
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>Packet length = 0 bits</b>
0	0	0	0	0	1	Packet length = 1 bits
0	1	1	X	X	X	Packet length = 24 bits

(1) Default values are in **bold**.

### COMPLETE UPDATE REGISTER (0x08, 0x10)

Since the audio delay values are divided among several registers, it is likely that multiple writes would be necessary to configure the device. This may cause interruptions in the audio stream and unwanted pops and clicks might occur as register data is passed to delay functional block.

To avoid this from happening, the **Complete Update** register is used to transfer the user settings from the register file to the delay functional block when a 1 is written to the LSB. For example, if the right delay is set to 35 samples, and the left delay is set to 300 samples, the device holds the right channel in MUTE until 35 samples of audio data have passed, and holds the left channel in MUTE until 300 samples of audio data have passed.

The **Complete Update** register must also be used when either the stream type is changed or the RJ packet length is changed. If a complete update command is not issued, the changes will not take effect.

Note that the individual channels can be muted using the upper bits of the Control Registers **without** writing to the Complete Update registers.

**Table 7. Complete Update Registers (0x08, 0x10)<sup>(1)</sup>**


D7–D1	D0	FUNCTION
X	<b>0</b>	No data from the register settings is passed to the delay block.
X	<b>1</b>	Stream type, right/left delay or frame delay, and packet length is passed to the delay functional block.

(1) Default values are in **bold**.

### APPLICATION EXAMPLES

#### Connecting Two Devices in Series to Increase the Delay

It is sometimes desirable to increase the delay time beyond which one device can provide. In such cases, several TPA5051 devices can be placed in series to increase the delay. A maximum of eight devices can be placed in series. This is because each device has eight I<sup>2</sup>S address settings. Under no circumstances should two TPA5051 devices share the same I<sup>2</sup>S address. See [Figure 11](#).



**Figure 11. Two Devices Connected in Series**

## I<sup>2</sup>C Examples

The following are some examples of I<sup>2</sup>C commands used to read or write to the TPA5051. For all conditions, assume the address of the TPA5051 is set to 001.

### Single Byte Write

In this example, the TPA5051 is set to mute both left and right channels of DATA1, and to operate in I<sup>2</sup>S mode.




#### NOTE:

Because no complete update command was issued in this example, the stream type change will not take effect until a 1 is written to the *Complete Update* register.


### Multiple Byte Write

In this example, the TPA5051 is set to make both the left and right channels of both DATA1 and DATA2 active. DATA1 is set to operate in I<sup>2</sup>S mode, delay the right channel by 1024 samples, and delay the left channel by 2048 samples. DATA2 is set to operate in the Right-Justified mode with a packet length of 16 bits. It is to delay the audio signal by 40 ms using the Frame Delay function. Assume the audio sample rate (fs) = 48 kHz, and the Frame rate = 50 Hz. This is a sequential write, so all registers must have data written to them.



### Combination of Single Byte Writes


In this example, DATA1 set to operate in the I<sup>2</sup>S mode, and DATA2 is set to mute.



Note that in every circumstance where a delay or stream type is written into the memory of the TPA5051, a 1 must be written to the *Complete Update* registers for the change to take effect. In this example, the stream type change made to DATA1 would not take effect. This does not apply to muting, which occurs in the *Control* registers.

### Single Byte Read


In this example, one byte of data is read from the *Control Register* (0x01). After the data (represented xx) by is read by the master device, the master device issues a Not Acknowledge, before stopping the communication.



### Multiple Byte Read


Often, when it is necessary to read what is contained in one register, it is necessary to determine what information is contained in all registers. In such a case, a sequential read should be used. In situations where data must be read from a register at the beginning (0x01), and a register towards the end (0x0E), a sequential read is likely to be faster to implement than multiple single byte reads.

In this example, a sequential read is initiated with the *Control Register* (0x01), and ends with the *Frame Delay Register* (0x0E).



**DEVICE CURRENT CONSUMPTION**

The TPA5051 draws different amounts of supply current depending upon the conditions under which it is operated. As  $V_{DD}$  increases, so too does  $I_{DD}$ . Likewise, as  $V_{DD}$  decreases,  $I_{DD}$  decreases. The same is true of the sampling frequency,  $f_s$ . An increase in  $f_s$  causes an increase in  $I_{DD}$ . Figure 12 illustrates the relationship between operating condition and typical supply current.



**Figure 12. Typical Supply Current**

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPA5051RSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA5051RSARG4	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA5051RSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA5051RSATG4	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# MECHANICAL DATA

RSA (S-PQFP-N16)

PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265