



TPA6205A1

SLOS490A-JULY 2006-REVISED AUGUST 2006

1.25-W MONO FULLY DIFFERENTIAL AUDIO POWER AMPLIFIER WITH 1.8-V INPUT LOGIC THRESHOLDS

FEATURES

- 1.25 W Into 8Ω From a 5-V Supply at THD = 1% (Typical)
- Shutdown Pin has 1.8V Compatible Thresholds
- Low Supply Current: 1.7mA Typical
- Shutdown Current < 10μA
- Only Five External Components
 - Improved PSRR (90 dB) and Wide Supply Voltage (2.5V to 5.5V) for Direct Battery Operation
 - Fully Differential Design Reduces RF Rectification
 - Improved CMRR Eliminates Two Input
 Coupling Capacitors
 - C_(BYPASS) Is Optional Due to Fully Differential Design and High PSRR
- Available in 3 mm x 3 mm QFN Package (DRB)
- Available in an 8-Pin PowerPAD™ MSOP (DGN)
- Avaliable in a 2 mm x 2 mm MicroStar Junior™ BGA Package (ZQV)

APPLICATIONS


- Designed for Wireless Handsets, PDAs, and other mobile devices
- Compatible with Low Power (1.8V Logic) I/O Threshold control signals

DESCRIPTION

The TPA6205A1 is a 1.25-W mono fully differential amplifier designed to drive a speaker with at least $8-\Omega$ impedance while consuming less than 37 mm² (ZQV package option) total printed-circuit board (PCB) area in most applications. This device operates from 2.5 V to 5.5 V, drawing only 1.7 mA of quiescent supply current. The TPA6205A1 is available in the space-saving 2 mm x 2 mm MicroStar JuniorTM BGA package, and the space saving 3 mm x 3 mm QFN (DRB) package.

Features like 85-dB PSRR from 90 Hz to 5 kHz, improved RF-rectification immunity, and small PCB area makes the TPA6205A1 ideal for wireless handsets. A fast start-up time of 4 µs with minimal pop makes the TPA6205A1 ideal for PDA applications.

APPLICATION CIRCUIT



PDPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD MicroStar Junior are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

	PACKAGED DEVICES(1)(2)						
	MicroStar Junior™ (ZQV)	QFN (DRB)	MSOP (DGN)				
Device	TPA6205A1ZQVR	TPA6205A1DRB	TPA6205A1DGN				
Symbolization	AANI	AAOI	AAPI				

(1) The ZQV packages are only available taped and reeled. The suffix R designates taped and reeled parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

			UNIT					
V_{DD}	Supply voltage	Supply voltage						
VI	Input voltage	INx and SHUTDOWN pins	-0.3 V to V _{DD} + 0.3 V					
	Continuous total power dissipation		See Dissipation Rating Table					
T _A	Operating free-air temperature	-40°C to 85°C						
T_{J}	Junction temperature		-40°C to 125°C					
T _{stg}	Storage temperature		−65°C to 85°C					
	Lead temperature 1,6 mm (1/16 lnch) from case for 10 seconds	ZQV, DRB, DGN	260°C					

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V_{DD}	Supply voltage		2.5		5.5	V
V_{IH}	High-level input voltage	SHUTDOWN	1.15			V
V_{IL}	Low-level input voltage	SHUTDOWN			0.50	V
V_{IC}	Common-mode input voltage	$V_{DD} = 2.5 \text{ V}, 5.5 \text{ V}, \text{CMRR} \le -60 \text{ dB}$	0.5		V _{DD} -0.8	V
T_A	Operating free-air temperature		-40		85	°C
Z_{L}	Load impedance		6.4	8		Ω

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
ZQV	885 mW	8.8 mW/°C	486 mW	354 mW
DGN	2.13 W	17.1 mW/°C	1.36 W	1.11 W
DRB	2.7 W	21.8 mW/°C	1.7 W	1.4 W

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, Gain = 1 V/V

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OO}	Output offset voltage (measured differentially)	$V_{I} = 0 \text{ V}, V_{DD} = 2.5 \text{ V} \text{ to } 5.5 \text{ V}$			9	mV	
PSRR	Power supply rejection ratio	V _{DD} = 2.5 V to 5.5 V			-90	-70	dB
CMRR	Common mode rejection retic	V_{DD} = 3.6 V to 5.5 V, V_{IC} = 0.5 V to V_{DD}	-0.8		-70	-65	dB
CIVIKK	Common-mode rejection ratio	$V_{DD} = 2.5 \text{ V}, V_{IC} = 0.5 \text{ V} \text{ to } 1.7 \text{ V}$			-62	- 55	uБ
			$V_{DD} = 5.5 \text{ V}$		0.30	0.46	
V _{OL}	Low-level output voltage	$R_L = 8 \Omega$, $V_{IN+} = V_{DD}$, $V_{IN-} = 0 V \text{ or } V_{IN+} = 0 V$, $V_{IN-} = V_{DD}$	$V_{DD} = 3.6 \text{ V}$		0.22		V
			$V_{DD} = 2.5 \text{ V}$		0.19	0.26	
		$R_L = 8 \Omega$, $V_{IN+} = V_{DD}$, $V_{IN-} = 0 V \text{ or } V_{IN+} = 0 V$, $V_{IN-} = V_{DD}$	$V_{DD} = 5.5 \text{ V}$	4.8	5.12		
V_{OH}	High-level output voltage		V _{DD} = 3.6 V		3.28		V
			V _{DD} = 2.5 V	2.1	2.24		
I _{IH}	High-level input current	V _{DD} = 5.5 V, V _I = 5.8 V				1.2	μΑ
I _{IL}	Low-level input current	$V_{DD} = 5.5 \text{ V}, V_{I} = -0.3 \text{ V}$			1.2	μΑ	
I _{DD}	Supply current	V _{DD} = 2.5 V to 5.5 V, No load, SHUTDO		1.7	2	mA	
I _{DD(SD)}	Supply current in shutdown mode	$\overline{\text{SHUTDOWN}} = V_{\text{IL}}$, $V_{\text{DD}} = 2.5 \text{ V to } 5.5 \text{ V}$	/, No load		0.01	0.9	μΑ


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$, Gain = 1 V/V, $R_L = 8~\Omega$


	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT		
			V _{DD} = 5 V	1.2	5		
P_{O}	Output power	THD + N = 1%, f = 1 kHz	$V_{DD} = 3.6 \text{ V}$	0.6	3	W	
			V _{DD} = 2.5 V	0.	3		
		V _{DD} = 5 V, P _O = 1 W, f = 1 kHz		0.069	%		
THD+N	Total harmonic distortion plus noise	V _{DD} = 3.6 V, P _O = 0.5 W, f = 1 kHz		0.079	%		
	distortion plus noise	V _{DD} = 2.5 V, P _O = 200 mW, f = 1 kHz	0.089	%			
Supply ripple reject ratio		$C_{(BYPASS)} = 0.47^{\circ}F$, $V_{DD} = 3.6$ V to 5.5 V, Inputs ac-grounded with $C_{I} = 2$ μF	f = 217 Hz to 2 kHz, $V_{RIPPLE} = 200 mV_{PP}$	-87			
	Supply ripple rejection ratio	$C_{(BYPASS)} = 0.47 \ \mu F, \ V_{DD} = 2.5 \ V \ to \ 3.6 \ V,$ Inputs ac-grounded with $C_I = 2 \ \mu F$	f = 217 Hz to 2 kHz, $V_{RIPPLE} = 200 mV_{PP}$	-8	2	dB	
		$C_{(BYPASS)} = 0.47 \ \mu F, \ V_{DD} = 2.5 \ V \ to \ 5.5 \ V,$ Inputs ac-grounded with $C_I = 2 \ \mu F$	f = 40 Hz to 20 kHz, $V_{RIPPLE} = 200 \text{ mV}_{PP}$	≤–7	4		
SNR	Signal-to-noise ratio	V _{DD} = 5 V, P _O = 1 W		10	4	dB	
1/	Output valtage seige	f = 20 Hz to 20 kHz	No weighting	1	7	\/	
V _n	Output voltage noise	1 = 20 HZ 10 20 KHZ	A weighting	1	3	μV_{RMS}	
	Common-mode	V _{DD} = 2.5 V to 5.5 V,	f = 20 Hz to 1 kHz	≤–8	5		
CMRR rejection ratio		Resistor tolerance = 0.1%, Gain = 4V/V, V _{ICM} = 200 mV _{PP}	f = 20 Hz to 20 kHz	≤–74		dB	
Z_{I}	Input impedance				2	$M\Omega$	
Z _O	Output impedance	Shutdown mode		>10k			
	Shutdown attenuation	$f = 20 \text{ Hz to } 20 \text{ kHz}, R_F = R_I = 20 \text{ k}\Omega$		-8	0	dB	








8-PIN QFN (DRB) PACKAGE (TOP VIEW)



8-PIN MSOP (DGN) PACKAGE (TOP VIEW)



Terminal Functions

TERMINAL						
NAME	ZQV	DRB, DGN	I/O	DESCRIPTION		
BYPASS	C1	2	I	Mid-supply voltage. Adding a bypass capacitor improves PSRR.		
GND	B2	7	I	High-current ground		
IN-	C3	4	I	Negative differential input		
IN+	C2	3	I	Positive differential input		
SHUTDOWN	B1	1	I	Shutdown terminal (active low logic)		
V_{DD}	A3	6	I	Supply voltage terminal		
V _{O+}	В3	5	0	Positive BTL output		
V _{O-}	A1	8	0	Negative BTL output		
Thermal Pad	N/A			Connect to ground. Thermal pad must be soldered down in all applications to properly secure device on the PCB.		




TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
0	Output nouser	vs Supply voltage	1
P _O	Output power	vs Load resistance	2, 3
P_D	Power dissipation	vs Output power	4, 5
	Maximum ambient temperature	vs Power dissipation	6
		vs Output power	7, 8
	Total harmonic distortion + noise	vs Frequency	9, 10, 11, 12
		vs Common-mode input voltage	13
	Supply voltage rejection ratio	vs Frequency	14, 15, 16, 17
	Supply voltage rejection ratio	vs Common-mode input voltage	18
	GSM Power supply rejection	vs Time	19
	GSM Power supply rejection	vs Frequency	20
CMDD	Common mode rejection ratio	vs Frequency	21
CMRR	Common-mode rejection ratio	vs Common-mode input voltage	22
	Closed loop gain/phase	vs Frequency	23
	Open loop gain/phase	vs Frequency	24
I _{DD}	Supply current	vs Supply voltage	25
	Start-up time	vs Bypass capacitor	26



TYPICAL CHARACTERISTICS






Figure 2.

POWER DISSIPATION




Figure 3.

MAXIMUM AMBIENT




Figure 4.

TOTAL HARMONIC DISTORTION +

NOISE




Figure 5.

TOTAL HARMONIC DISTORTION +

NOISE




Figure 6.

TOTAL HARMONIC DISTORTION +




Figure 7.




Figure 8.





Figure 9.




TYPICAL CHARACTERISTICS (continued)



TOTAL HARMONIC DISTORTION +

TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



TOTAL HARMONIC DISTORTION + NOISE





Figure 11.

Figure 12.


SUPPLY VOLTAGE REJECTION

RATIO

TOTAL HARMONIC DISTORTION + NOISE **COMMON MODE INPUT VOLTAGE**



SUPPLY VOLTAGE REJECTION **RATIO FREQUENCY**







Figure 13.

Figure 14.


Figure 15. SUPPLY VOLTAGE REJECTION

RATIO

SUPPLY VOLTAGE REJECTION RATIO vs **FREQUENCY**



SUPPLY VOLTAGE REJECTION **RATIO FREQUENCY**








Figure 17.


Figure 18.



TYPICAL CHARACTERISTICS (continued)







(1) Start-Up time is the time it takes (from a low-to-high transition on SHUTDOWN) for the gain of the amplifier to reach -3 dB of the final gain.

Figure 25. Figure 26.



APPLICATION INFORMATION

FULLY DIFFERENTIAL AMPLIFIER

The TPA6205A1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common- mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around $V_{DD}/2$ regardless of the common- mode voltage at the input.

Advantages of Fully Differential Amplifiers

• Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the TPA6205A1, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has mid-supply lower than the mid-supply of the TPA6205A1, the common-mode feedback circuit adjusts for that, and the TPA6205A1 outputs are still biased at mid-supply of the TPA6205A1. The inputs of the TPA6205A1 can be biased from 0.5 V to V_{DD} - 0.8 V. If the inputs are biased outside of that range, input coupling capacitors are required.

- Mid-supply bypass capacitor, C_(BYPASS), not required: The fully differential amplifier does not require a bypass capacitor. This is because any shift in the mid-supply affects both positive and negative channels equally and cancels at the differential output. However, removing the bypass capacitor slightly worsens power supply rejection ratio (k_{SVR}), but a slight decrease of k_{SVR} may be acceptable when an additional component can be eliminated (see Figure 17).
- Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.

APPLICATION SCHEMATICS

Figure 27 through Figure 31 show application schematics for differential and single-ended inputs. Typical values are shown in Table 1.

Table 1. Typical Component Values

COMPONENT	VALUE
R _I	10 kΩ
R _F	10 kΩ
C _(BYPASS) ⁽¹⁾	0.22 μF
C _S	1 μF
Cı	0.22 μF
(1) C _(BYPASS) is optional	




Figure 27. Typical Differential Input Application Schematic






Figure 28. Differential Input Application Schematic Optimized With Input Capacitors




Figure 29. Single-Ended Input Application Schematic




Figure 30. Application Schematic With TPA6205A1 Summing Two Differetial Inputs






Figure 31. Application Schematic With TPA6205A1 Summing Two Single-Ended Inputs

SELECTING COMPONENTS

Resistors (R_F and R_I)

The input (R_I) and feedback resistors (R_F) set the gain of the amplifier according to Equation 1.

$$Gain - R_F/R_I \tag{1}$$

 R_F and R_I should range from 1 k Ω to 100 k Ω . Most graphs were taken with $R_F=R_I=20$ k Ω .

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

Bypass Capacitor (CBYPASS) and Start-Up Time

The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to $V_{\text{DD}}/2$. Adding a capacitor to this pin filters any noise into this pin and increases the k_{SVR} . $C_{(\text{BYPASS})}$ also determines the rise time of $V_{\text{O+}}$ and $V_{\text{O-}}$ when the device is taken out of shutdown. The larger the capacitor, the slower the rise time. Although the output rise time depends on the bypass capacitor value, the device passes audio 4 μs after taken out of shutdown and the gain is slowly ramped up based on $C_{(\text{BYPASS})}$.


To minimize *pops* and *clicks*, design the circuit so the impedance (resistance and capacitance) detected by both inputs, IN+ and IN-, is equal.

Input Capacitor (C_I)

The TPA6205A1 does not require input coupling capacitors if using a differential input source that is biased from 0.5 V to V_{DD} - 0.8 V. Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors.

In the single-ended input application an input capacitor, C_l , is required to allow the amplifier to bias the input signal to the proper dc level. In this case, C_l and R_l form a high-pass filter with the corner frequency determined in Equation 2.

$$f_{C} = \frac{1}{2\pi R_{I}C_{I}}$$
 (2)



The value of C_l is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R_l is 10 k Ω and the specification calls for a flat bass response down to 100 Hz. Equation 2 is reconfigured as Equation 3.

$$C_{\parallel} = \frac{1}{2\pi R_{\parallel}^{\dagger} f_{C}} \tag{3}$$

In this example, C_I is 0.16 μF , so one would likely choose a value in the range of 0.22 μF to 0.47 μF . A further consideration for this capacitor is the leakage path from the input source through the input network (R_I, C_I) and the feedback resistor (R_F) to the load.



This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{\text{DD}}/2$, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

Decoupling Capacitor (C_S)

The TPA6205A1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series- resistance (ESR) ceramic capacitor, typically 0.1 μF to 1 μF , placed as close as possible to the device V_{DD} lead works best. For filtering lower frequency noise signals, a 10- μF or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

SUMMING INPUT SIGNALS WITH THE TPA6205A1

Most wireless phones or PDAs need to sum signals at the audio power amplifier or just have two signal sources that need separate gain. The TPA6205A1 makes it easy to sum signals or use separate signal sources with different gains. Many phones now use the same speaker for the earpiece and ringer, where the wireless phone would require a much lower gain for the phone earpiece than for the ringer. PDAs and phones that have stereo headphones require summing of the right and left channels to output the stereo signal to the mono speaker.

Summing Two Differential Input Signals

Two extra resistors are needed for summing differential signals (a total of 10 components). The gain for each input source can be set independently (see Equation 4 and Equation 5, and Figure 30).

Gain 1 =
$$\frac{V_O}{V_{I1}} = -\frac{R_F}{R_{I1}} \left(\frac{V}{V}\right)$$
 (4)

Gain 2 =
$$\frac{V_O}{V_{I2}}$$
 = $-\frac{R_F}{R_{I2}} \left(\frac{V}{V}\right)$ (5)

Summing a Differential Input Signal and a Single-Ended Input Signal

Figure 31 shows how to sum a differential input signal and a single-ended input signal. Ground noise can couple in through IN+ with this method. It is better to use differential inputs. To assure that each input is balanced, the single-ended input must be driven by a low-impedance source even if the input is not in use. Both input nodes must see the same impedance for optimum performance, thus the use of $R_{\rm P}$ and $C_{\rm P}$.

Gain 1 =
$$\frac{V_O}{V_{I1}}$$
 = $-\frac{R_F}{R_{I1}} \left(\frac{V}{V}\right)$ (6)

Gain 2 =
$$\frac{V_O}{V_{I2}}$$
 = $-\frac{R_F}{R_{I2}} \left(\frac{V}{V}\right)$ (7)

Where

$$C_P = C_{11} // C_{12}$$

 $R_P = R_{11} // R_{12}$

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

DIFFERENTIAL OUTPUT VERSUS SINGLE-ENDED OUTPUT

Figure 32 shows a Class-AB audio power amplifier (APA) in a fully differential configuration. The TPA6205A1 amplifier has differential outputs driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields $4\times$ the output power from the same supply rail and load impedance (see Equation 8).



$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$

$$V_{DD}$$

$$\downarrow^{R_{L}}$$

$$V_{O(PP)}$$

$$\downarrow^{R_{L}}$$

$$V_{DD}$$

$$\downarrow^{Q}$$

$$V_{O(PP)}$$

Figure 32. Differential Output Configuration

In a typical wireless handset operating at 3.6 V, bridging raises the power into an $8-\Omega$ speaker from a singled-ended (SE, ground reference) limit of 200 mW to 800 mW. In sound power that is a 6-dB improvement—which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 33. A coupling capacitor is required to block the dc offset voltage from reaching the load. This capacitor can be quite large (approximately 33 μF to 1000 μF) so it tends to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency-limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 9.

$$f_{C} = \frac{1}{2\pi R_{L} C_{C}} \tag{9}$$

For example, a 68- μ F capacitor with an 8- Ω speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 33. Single-Ended Output and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces $4\times$ the output power of the SE configuration.

FULLY DIFFERENTIAL AMPLIFIER EFFICIENCY AND THERMAL INFORMATION

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from $V_{\rm DD}$. The internal voltage drop multiplied by the average value of the supply current, $I_{\rm DD}({\rm avg})$, determines the internal power dissipation of the amplifier.



An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 34).




Figure 34. Voltage and Current Waveforms for BTL Amplifiers_

Efficiency of a BTL amplifier = $\frac{P_L}{P_{SUP}}$

where:

$$P_L = \frac{V_L rms^2}{R_L}$$
, and $V_{LRMS} = \frac{V_P}{\sqrt{2}}$, therefore, $P_L = \frac{V_P^2}{2R_L}$

and
$$P_{SUP} = V_{DD}I_{DD}$$
 avg and I_{DD} avg $= \frac{1}{\pi}\int_0^\pi \frac{V_P}{R_L} \sin(t) dt = -\frac{1}{\pi} \times \frac{V_P}{R_L} \left[\cos(t)\right]_0^\pi = \frac{2V_P}{\pi R_L}$

Therefore,

$$P_{SUP} = \frac{2 V_{DD} V_{P}}{\pi R_{L}}$$

substituting P_L and P_{SUP} into equation 6,

Efficiency of a BTL amplifier
$$= \frac{\frac{V_P^2}{2R_L}}{\frac{2V_{DD}V_P}{\pi R_L}} = \frac{\pi V_P}{4V_{DD}}$$

where:

$$V_P = \sqrt{2 P_L R_L}$$

are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Although the voltages and currents for SE and BTL

P_L = Power delivered to load
P_{SUP} = Power drawn from power supply
V_{LRMS} = RMS voltage on BTL load
R_L = Load resistance
V_P = Peak voltage on BTL load
I_{DD}avg = Average current drawn from the power supply
V_{DD} = Power supply voltage
η_{BTL} = Efficiency of a BTL amplifier

(10)



Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$
(11)

Table 2. Efficiency and Maximum Ambient Temperature vs Output Power in 5-V 8- Ω BTL Systems

Output Power (W)	Efficiency (%)	Internal Dissipation (W)	Power From Supply (W)	Max Ambient Temperature (°C)
0.25	31.4	0.55	0.75	62
0.50	44.4	0.62	1.12	54
1.00	62.8	0.59	1.59	58
1.25	70.2	0.53	1.78	65

Table 2 employs Equation 11 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 1.25-W audio system with 8- Ω loads and a 5-V supply, the maximum draw on the power supply is almost 1.8 W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible. Note that in Equation 11, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

A simple formula for calculating the maximum power dissipated, P_{Dmax} , may be used for a differential output application:

$$P_{D \, \text{max}} = \frac{2 \, V_{DD}^2}{\pi^2 R_L} \tag{12}$$

 P_{Dmax} for a 5-V, 8- Ω system is 634 mW.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 2 mm x 2 mm Microstar JuniorTM package is shown in the dissipation rating table. Converting this to θ_{JA} :

$$\Theta_{JA} = \frac{1}{Derating Factor} = \frac{1}{0.0088} = 113^{\circ}C/W$$
 (13)

Given θ_{JA} , the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA6205A1 is 125°C.

$$T_A Max = T_J Max - \Theta_{JA} P_{Dmax}$$

= 125 - 113(0.634) = 53.3°C (14)

Equation 14 shows that the maximum ambient temperature is 53.3°C at maximum power dissipation with a 5-V supply.

Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA6205A1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using more resistive than $8\text{-}\Omega$ speakers dramatically increases the thermal performance by reducing the output current.

PCB LAYOUT

For the DRB (QFN/SON) and DGN (MSOP) packages, it is good practice to minimize the presence of voids within the exposed thermal pad interconnection. Total elimination is difficult, but the design of the exposed pad stencil is key. The stencil design proposed in the Texas Instruments application note "QFN/SON PCB Attachment" (SLUA271) enables out-gassing of the solder paste during reflow as well as regulating the finished solder thickness. Typically the solder paste coverage is approximately 50% of the pad area.

In making the pad size for the BGA balls, it is recommended that the layout use soldermask-defined (SMD) land. With this method, the copper pad is made larger than the desired land area, and the opening size is defined by the opening in the solder mask material. The advantages normally associated with this technique include more closely controlled size and better copper adhesion to the laminate. Increased copper also increases the thermal performance of the IC. Better size control is the result of photo imaging the stencils for masks. Small plated vias should be placed near the center ball connecting ball B2 to the ground plane. Added plated vias and ground plane act as a heatsink and increase the thermal performance of the device. Figure 35 shows the appropriate diameters for a 2 mm × 2 mm MicroStar Junior™ BGA layout.



It is very important to keep the TPA6205A1 external components very close to the TPA6205A1 to limit noise pickup. The TPA6205A1 evaluation module (EVM) layout is shown in the next section as a layout example.




Figure 35. MicroStar Junior™ BGA Recommended Layout



PACKAGE OPTION ADDENDUM

6-Nov-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
TPA6205A1DGN	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6205A1DGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6205A1DGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6205A1DGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPA6205A1DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6205A1DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPA6205A1DRBT	PREVIEW	SON	DRB	8		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.




THERMAL PAD MECHANICAL DATA DGN (S-PDSO-G8)

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DGN (R-PDSO-G8) PowerPAD™




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DRB (S-PDSO-N8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Metalized features are supplier options and may not be on the package.






THERMAL PAD MECHANICAL DATA DRB (S-PDSO-N8)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRB (S-PDSO-N8)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265