### 230 × 10

# STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS438C - APRIL 1992 - REVISED APRIL 1998

- Member of the Texas Instruments
  Widebus™ Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- 256 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates up to 50 MHz
- 3-State Outputs
- Pin-to-Pin Compatible With SN74ACT7804 and SN74ACT7814
- Packaged in Shrink Small-Outline 300-mil Package Using 25-mil Center-to-Center Spacing

### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7806 is a 256-word by 18-bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 256. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

	VIEW)	
$\dot{\Box}$		

RESET [	1	56	OE
D17 [	2	55	Q17
D16	3	54	Q16
D15 [	4	53	] Q15
D14 [	5	52	] GND
D13 [	6	51	] Q14
D12 [	7	50	] v <sub>cc</sub>
D11 [	8	49	] Q13
D10 [	9	48	] Q12
v <sub>cc</sub> [	10	47	] Q11
D9 [	11	46	] Q10
D8 [	12	45	Q9
GND [	13		GND
D7 [	14	43	] Q8
D6 [	15	42	] Q7
D5 [	16	41	] Q6
D4 [	17	40	] Q5
D3 [	18	39	] v <sub>cc</sub>
D2 [	19	38	] Q4
D1 [	20	37	] Q3
D0 [	21	36	] Q2
_HF [	22	35	] GND
PEN [	23	34	] Q1
AF/AE	24	33	] Q0
LDCK [	25	32	] UNCK
NC [	26	31	] NC
NC [	27	30	] NC
FULL [	28	29	] EMPTY
			1

NC - No internal connection

Status of the FIFO memory is monitored by the full ( $\overline{\text{FULL}}$ ), empty ( $\overline{\text{EMPTY}}$ ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The  $\overline{\text{EMPTY}}$  output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 128 or more words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable ( $\overline{\text{PEN}}$ ) is low. The AF/AE flag is high when the FIFO contains X or fewer words or (256 – Y) or more words. The AF/AE flag is low when the FIFO contains between (X + 1) and (255 – Y) words.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus is a trademark of Texas Instruments Incorporated.

## STROBED FIRST-IN, FIRST-OUT MEMORY


SCAS438C - APRIL 1992 - REVISED APRIL 1998

### description (continued)

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is high.

The SN74ACT7806 is characterized for operation from 0°C to 70°C.


## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# functional block diagram



## **Terminal Functions**

TERMINAL		1/0	DESCRIPTION						
NAME	NO.	20	DESCRIPTION						
AF/AE	24	0	Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 32 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or fewer words or (256 – Y) or more words. AF/AE is high after reset.						
D0-D17	2–9, 11–12, 12–14	-	18-bit data input port						
EMPTY	29	0	Empty flag. EMPTY is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET.						
FULL	28	0	Full flag. FULL is high when the FIFO memory is not full or upon assertion of RESET; FULL is low when the FIFO memory is full.						
HF	22	0	Half-full flag. HF is high when the FIFO memory contains 128 or more words. HF is low after reset.						
LDCK	25	I	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.						
ŌĒ	56	I	Output enable. When OE is high, the data outputs are in the high-impedance state.						
PEN	23	I	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D6 is latched as an AF/AE offset value when PEN is low and WRTCLK is high.						
Q0-Q17	33–34, 36–38, 40–43, 45–49, 51, 53–55	0	18-bit data output port						
RESET	1	1	Reset. A low level on this input resets the FIFO and drives FULL high and HF and EMPTY low.						
UNCK	32	I	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.						



## STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS438C - APRIL 1992 - REVISED APRIL 1998

### offset values for AF/AE

The AF/AE flag has two programmable limits, the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or fewer words or (256 - Y) or more words.

To program the offset values,  $\overline{PEN}$  can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D6 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding  $\overline{PEN}$  low for another low-to-high transition of LDCK reprograms Y to the binary value on D0–D6 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 127 can be programmed for either X or Y (see Figure 1). To use the default values of X = Y = 32,  $\overline{PEN}$  must be held high.





Figure 1. Programming X and Y Separately





# STROBED FIRST-IN, FIRST-OUT MEMORY SCAS438C – APRIL 1992 – REVISED APRIL 1998

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	–0.5 V	/ to 7 V
Input voltage range, V <sub>I</sub>	–0.5 V	/ to 7 V
Voltage range applied to a disabled 3-state output	0.5 V to	o 5.5 V
Package thermal impedance, θ <sub>JA</sub> (see Note 1)	7	′4°C/W
Storage temperature range, T <sub>Stg</sub>	-65°C to	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

			'ACT78	306-20	'ACT78	306-25	'ACT78	306-40	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	V <sub>IH</sub> High-level input voltage				2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8	V
ІОН	High-level output current	Q outputs, flags		-8		-8		-8	mA
L L L L L L L L L L L L L L L L L L L		Q outputs		16		16		16	mA
IOL	Low-level output current	Flags		8		8		8	IIIA
TA	Operating free-air temperature		0	70	0	70	0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	METER TEST CONDITIONS						UNIT
Vон		$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -8 mA		2.4			V
\/a:	Flags	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$				0.5	V
VOL	Q outputs	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 16 \text{ mA}$	I <sub>OL</sub> = 16 mA				V
II		$V_{CC} = 5.5 V,$	VI = VCC or 0				±5	μΑ
loz		V <sub>CC</sub> = 5.5 V,	VO = VCC or 0				±5	μΑ
Icc		V <sub>CC</sub> = 5.5 V,	$V_{I} = V_{CC} - 0.2 \text{ V or } 0$				400	μΑ
Δl <sub>CC</sub> §		$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			1	mA
Ci	•	$V_{I} = 0,$	f = 1 MHz			4		pF
Co		$V_{O} = 0,$	f = 1 MHz			8		pF

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

<sup>§</sup> This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## timing requirements over recommended operating conditions (see Figures 1 through 3)

			'ACT7806-20		'ACT78	306-25	'ACT78	306-40	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			50		40		25	MHz	
		LDCK high or low	7		8		12			
١.	Pulse duration	UNCK high or low	7		8		12		no	
t <sub>W</sub>	Puise duration	PEN low	7		8		12		ns	
		RESET low	10		10		12			
		D0–D17 before LDCK↑	5		5		5			
t <sub>su</sub>	Setup time	PEN before LDCK↑	5		5		5		ns	
		LDCK inactive before RESET high	5		6		6			
		D0–D17 after LDCK↑	0		0		0			
1.	Hold time	LDCK inactive after RESET high	5		6		6		ns	
t <sub>h</sub>		PEN low after LDCK↑	3		3		3			
		PEN high after LDCK↓	0		0		0			

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figures 5 and 6)

DADAMETED	FROM	то	'A(	'ACT7806-20		'ACT78	306-25	'ACT78	306-40	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>	LDCK or UNCK		50			40		25		MHz
	LDCK↑	Any O	9		20	9	22	9	24	
<sup>t</sup> pd	UNCK↑	Any Q	6	11.5	15	6	18	6	20	ns
t <sub>pd</sub> ‡	UNCK↑	Any Q		10.5						ns
tPLH	LDCK↑	EMPTY	6		15	6	17	6	19	ns
	UNCK↑	EMPTY	6		15	6	17	6	19	
t <sub>PHL</sub>	RESET low	EMPTY	4		16	4	18	4	20	ns
	LDCK↑	FULL	6		15	6	17	6	19	
4	UNCK↑		6	•	15	6	17	6	19	
<sup>t</sup> PLH	RESET low	FULL	4		18	4	20	4	22	ns
	LDCK↑	AF/AE	7		18	7	20	7	22	
<sup>t</sup> pd	UNCK↑	AF/AE	7		18	7	20	7	22	ns
t	RESET low	AF/AE	2		10	2	12	2	14	ns
<sup>t</sup> PLH	LDCK <sup>↑</sup>	HF	5		18	5	20	5	22	115
t=	UNCK↑	HF	7		18	7	20	7	22	ns
<sup>t</sup> PHL	RESET low	1115	3		12	3	14	3	16	115
t <sub>en</sub>	ŌĒ	Any Q	2		9	2	10	2	11	ns
<sup>t</sup> dis	ŌĒ	Any Q	2		10	2	11	2	12	ns

 $<sup>\</sup>uparrow$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .


# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per FIFO channel	Outputs enabled	$C_L = 50 \text{ pF},$	f = 5 MHz	53	pF



<sup>&</sup>lt;sup>‡</sup> This parameter is measured at  $C_L = 30 \text{ pF}$  (see Figure 4).

### PARAMETER MEASUREMENT INFORMATION



NOTE A: C<sub>I</sub> includes probe and jig capacitance.

Figure 3. Load Circuit and Voltage Waveforms



### **TYPICAL CHARACTERISTICS**

### **SUPPLY CURRENT** PROPAGATION DELAY TIME **CLOCK FREQUENCY LOAD CAPACITANCE** typ + 8 200 V<sub>CC</sub> = 5 V $T_A = 75^{\circ}C$ $C_L = 0 pF$ $T_A = 25^{\circ}C$ 180 $R_L = 500 \Omega$ V<sub>CC</sub> = 5.5 V t pd - Propagation Delay Time - ns typ + 6 160 I CC(f) - Supply Current - mA $V_{CC} = 5 V$ 140 120 typ + 4 100 V<sub>CC</sub> = 4.5 V typ + 2 80 60 typ 40 20 0 typ - 2 10 0 20 30 40 50 70 50 150 100 200 250 300 C<sub>L</sub> - Load Capacitance - pF f<sub>clock</sub> - Clock Frequency - MHz Figure 4 Figure 5




Figure 6. Word-Width Expansion: 256 × 36 Bits





### PACKAGE OPTION ADDENDUM

6-Dec-2006

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
1M7806-40DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7806-20DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7806-20DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7806-25DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7806-25DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7806-40DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ACT7806-40DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### DL (R-PDSO-G\*\*)

### **48 PINS SHOWN**

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265