# Supertex inc.



# N-Channel Enhancement-Mode Vertical DMOS FETs

### **Features**

- ► Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C<sub>iss</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

### **Applications**

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

### **General Description**

The Supertex 2N7002 is an enhancement-mode (normally-off) transistor that utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### **Ordering Information**

Device	Package	BV <sub>DSS</sub> /BV <sub>DGS</sub> (V)	$R_{DS(ON)} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	I <sub>D(ON)</sub> (min) (A)	
2N7002	TO-236AB (same as SOT-23)	60	7.5	0.5	
2N7002-G	10-230AB (Same as 301-23)	60	7.5	0.5	

-G indicates package is RoHS compliant ('Green')






### **Absolute Maximum Ratings**

Parameter	Value
DRAIN to SOURCE voltage	BV <sub>DSS</sub>
DRAIN to GATE voltage	BV <sub>DGS</sub>
GATE to SOURCE voltage	±30V
Operating and storage temperature	-55°C to +150°C
Soldering temperature <sup>1</sup>	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous praction of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configuration



### **Product Marking**

<u>702 \*</u>

\* = 2-week alpha date code

### **Electrical Characteristics** (T<sub>A</sub>=25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Conditions	
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	60	-	-	V	$V_{GS} = 0V, I_{D} = 10\mu A$	
$V_{GS(th)}$	Gate threshold voltage	1.0	-	2.5	V	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	
$\Delta V_{GS(th)}$	Change in $V_{\text{GS(th)}}$ with temperature	-	-	-5.5	mV/°C	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	
I <sub>GSS</sub>	Gate body leakage current	-	-	±100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
	Zero gate voltage drain current	1	-	1.0	μA	$V_{GS} = 0V$ , $V_{DS} = Max rating$	
I <sub>DSS</sub>		ı	-	500		$V_{GS} = 0V$ , $V_{DS} = 0.8$ Max rating, $T_A = 125$ °C	
I <sub>D(ON)</sub>	ON-state drain current	500	-	-	mA	$V_{GS} = 10V, V_{DS} = 25V$	
D	Static drain-to-source ON-state resistance	ı	-	7.5	Ω	$V_{GS} = 5.0V, I_{D} = 50mA$	
R <sub>DS(ON)</sub>		ı	-	7.5	12	$V_{GS} = 10V, I_{D} = 500mA$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	ı	-	1.0	%/°C	$V_{GS} = 10V, I_{D} = 500mA$	
G <sub>FS</sub>	Forward transconductance	80	-	-	mmho	$V_{DS} = 25V, I_{D} = 500 \text{mA}$	
C <sub>ISS</sub>	Input capacitance	ı	-	50		$V_{GS} = 0V,$ $V_{DS} = 25V,$ f = 1.0MHz	
C <sub>oss</sub>	Common source output capacitance	-	-	25	pF		
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	5			
t <sub>(ON)</sub>	Turn-ON time	-	-	20	no	$V_{DD} = 30V$ , $I_{D} = 200$ mA, $R_{GEN} = 25\Omega$	
t <sub>(OFF)</sub>	Turn-OFF time	-	-	20	ns		
V <sub>SD</sub>	Diode forward voltage drop	-	1.2	-	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 200mA	
t <sub>rr</sub>	Reverse recovery time	-	400	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 800mA	

### Notes:


1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) 2.All A.C. parameters sample tested.


### **Thermal Characteristics**

Device	Package	I <sub>D</sub> (continuous) <sup>*</sup> (mA)	I <sub>D</sub> (pulsed) (mA)	Power Dissipation @T <sub>A</sub> = 25°C (W)	θ <sub>jc</sub> (°C/W)	θ <sub>ja</sub> (°C/W)	I <sub>DR</sub> * (mA)	I <sub>DRM</sub> (mA)
2N7002	TO-236AB	115	800	0.36	200	350	115	800

\*  $I_D$  (continuous) is limited by max rated  $T_J$ .


# **Switching Waveforms and Test Circuit**








### 2N7002


# **Typical Performance Curves**



















## Typical Performance Curves (cont.)















### **TO-236AB Package Outline**



(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.



**End View** 

Side View