


ALPHA & OMEGA
SEMICONDUCTOR
AOL1712
N-Channel Enhancement Mode Field Effect Transistor
SRFET™

General Description

SRFET™ AOL1712 uses advanced trench technology with a monolithically integrated Schottky diode to provide excellent $R_{DS(ON)}$, and low gate charge. This device is suitable for use as a low side FET in SMPS, load switching and general purpose applications.


-RoHS Compliant
-Halogen and Antimony Free Green Device*

Features


V_{DS} (V) = 30V
 I_D = 65A (V_{GS} = 10V)
 $R_{DS(ON)} < 4.2m\Omega$ (V_{GS} = 10V)
 $R_{DS(ON)} < 5.5m\Omega$ (V_{GS} = 4.5V)

UIS Tested
 R_g , C_{iss} , C_{oss} , C_{rss} Tested

Ultra SO-8™ Top View



Bottom tab
connected to
drain



SRFET™
 Soft Recovery MOSFET:
 Integrated Schottky Diode

Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current ^{B, H}	I_D	65	A
$T_C=25^\circ\text{C}$		65	
$T_C=100^\circ\text{C}$	I_{DM}	80	A
Pulsed Drain Current ^C			
Continuous Drain Current ^A	I_{DSM}	16	A
$T_A=25^\circ\text{C}$		12	
$T_A=70^\circ\text{C}$			
Avalanche Current ^C	I_{AR}	38	A
Repetitive avalanche energy $L=0.3mH$ ^C	E_{AR}	217	mJ
Power Dissipation ^B	P_D	100	W
$T_C=25^\circ\text{C}$		50	
$T_C=100^\circ\text{C}$			
Power Dissipation ^A	P_{DSM}	2.1	W
$T_A=25^\circ\text{C}$		1.3	
$T_A=70^\circ\text{C}$			
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	19.6	25	$^\circ\text{C/W}$
$t \leq 10s$				
Maximum Junction-to-Ambient ^A		50	60	$^\circ\text{C/W}$
Steady-State				
Maximum Junction-to-Case ^D	$R_{\theta JC}$	1	1.5	$^\circ\text{C/W}$
Steady-State				

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V T _J =125°C			0.1 20	mA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} = ±12V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =250μA	1.4	1.8	2.5	V
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	80			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A T _J =125°C		3.5 5.5	4.2 6.6	mΩ
		V _{GS} =4.5V, I _D =20A		4.4	5.5	
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A		90		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.36	0.5	V
I _S	Maximum Body-Diode + Schottky Diode Continuous Current ^H				65	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz		3940	5120	pF
C _{oss}	Output Capacitance			590		pF
C _{rss}	Reverse Transfer Capacitance			255		pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz		0.72	1.1	Ω
SWITCHING PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =15V, I _D =20A		73	95	nC
Q _g (4.5V)	Total Gate Charge			35		nC
Q _{gs}	Gate Source Charge			10.4		nC
Q _{gd}	Gate Drain Charge			12.4		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =15V, R _L =0.75Ω, R _{GEN} =3Ω		9.8		ns
t _r	Turn-On Rise Time			8.4		ns
t _{D(off)}	Turn-Off DelayTime			45		ns
t _f	Turn-Off Fall Time			10		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, dI/dt=300A/μs		36	43	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, dI/dt=300A/μs		32		nC

A: The value of R_{θJA} is measured with the device in a still air environment with T_A=25°C. The power dissipation P_{DSM} and current rating I_{DSM} are based on T_{J(MAX)}=150°C, using steady state junction-to-ambient thermal resistance.

B: The power dissipation P_D is based on T_{J(MAX)}=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=175°C.

D: The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using <300us pulses, duty cycle 0.5% max.

F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C. The SOA curve provides a single pulse rating.

G: These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

H: The maximum current rating is limited by bond-wires.

* This device is guaranteed green after date code 8P11 (June 1ST 2008)

Rev3: Julv. 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)








Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

