

LC²MOS 20-Bit A/D Converter

AD7703

FEATURES
Monolithic 20-Bit ADC
0.0003% Linearity Error
20-Bit No Missed Codes
On-Chip Self-Calibration Circuitry
Programmable Low-Pass Filter
0.1 Hz to 10 Hz Corner Frequency
0 to +2.5 V or ±2.5 V Analog Input Range
4 kSPS Output Data Rate
Flexible Serial Interface
Ultralow Power

APPLICATIONS
Industrial Process Control
Weigh Scales
Portable Instrumentation
Remote Data Acquisition

GENERAL DESCRIPTION


The AD7703 is a 20-bit ADC which uses a sigma delta conversion technique. The analog input is continuously sampled by an analog modulator whose mean output duty cycle is proportional to the input signal. The modulator output is processed by an on-chip digital filter with a six-pole Gaussian response, which updates the output data register with 20-bit binary words at word rates up to 4 kHz. The sampling rate, filter corner frequency and output word rate are set by a master clock input that may be supplied externally, or by an on-chip gate oscillator.

The inherent linearity of the ADC is excellent, and endpoint accuracy is ensured by self-calibration of zero and full scale which may be initiated at any time. The self-calibration scheme can also be extended to null system offset and gain errors in the input channel.

The output data is accessed through a serial port, which has two synchronous modes suitable for interfacing to shift registers or the serial ports of industry standard microcontrollers.

CMOS construction ensures low power dissipation, and a power down mode reduces the idle power consumption to only 10 µW.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- The AD7703 offers 20-bit resolution coupled with outstanding 0.0003% accuracy.
- 2. No missing codes ensures true, usable, 20-bit dynamic range, removing the need for programmable gain and level-setting circuitry
- The effects of temperature drift are eliminated by on-chip self-calibration, which removes zero and gain error. External circuits can also be included in the calibration loop to remove system offsets and gain errors.
- A flexible synchronization allows the AD7703 to interface directly to the serial ports of industry standard microcontrollers and DSP processors.
- Low operating power consumption and an ultralow power standby mode make the AD7703 ideal for loop powered remote sensing applications, or battery-powered portable instruments.

$\begin{array}{c} (T_A=+25^\circ\text{C; AV}_{DD}=\underline{DV}_{DD}=+5\text{ V; AV}_{SS}=DV_{SS}=-5\text{ V; V}_{REF}=+2.5\text{ V;} \\ \textbf{SPECIFICATIONS} \begin{array}{c} f_{\text{CLKIN}}=4.096\text{ MHz; BP/UP}=+5\text{ V; MODE}=+5\text{ V; A}_{IN} \text{ Source Resistance}=\\ 750 \ \Omega^1 \text{ with 1 nF to AGND at A}_{IN} \text{ unless otherwise stated.}) \end{array}$

AD7703

Parameter	A/S Versions ²	B Version ²	C Version ²	Units	Test Conditions/Comments
STATIC PERFORMANCE					
Resolution	20	20	20	Bits	
Integral Nonlinearity, Tmin to Tmax	±0.0015	±0.0007	±0.0003	% FSR typ	
+25°C	±0.003	±0.0015	±0.0008	% FSR max	
	±0.003	±0.0015	±0.0012	% FSR max	
T _{min} to T _{max} Differential Nonlinearity, T _{min} to T _{max}	±0.5	±0.5	±0.5	LSB typ	Guaranteed No Missing Codes
Positive Full-Scale Error ³	±4	±4	±4	LSB typ	Guaranteed 140 Missing Codes
Positive Full-Scale Error					
. =4	=16	±16	±16	LSB max	
Full-Scale Drift ⁴	±19/±37	±19	±19	LSB typ	
Unipolar Offset Error ³	±4	±4	±4	LSB typ	
	±16	±16	±16	LSB max	
Unipolar Offset Drift ⁴	±26	±26	±26	LSB typ	Temp Range: 0 to +70°C
-	±67 +48/-400	±67	±67	LSB typ	Specified Temp Range
Bipolar Zero Error ³	±4	±4	±4	LSB typ	1
Dipolar Deto Ditol	±16	±16	±16	LSB max	
n: 1 . 7 n.:64		±13	±13	LSB typ	Toma Bassas 0 to 170%
Bipolar Zero Drift ⁴	±13				Temp Range: 0 to +70°C
	±34 +24/-200	±34	±34	LSB typ	Specified Temp Range
Bipolar Negative Full-Scale Error ³	±8	±8	±8	LSB typ	
	±32	±32	±32	LSB max	
Bipolar Negative Full-Scale Drift ⁴	±10/±20	±10	±10	LSB typ	
Noise (Referred to Output)	1.6	1.6	1.6	LSB rms typ	
DYNAMIC PERFORMANCE					
Sampling Frequency, f _S	f _{CLKIN} /256	f _{CLKIN} /256	f _{CLKIN} /256	Hz	
Output Update Rate, four	for year/1024	f _{CLKIN} /1024	f _{CLKIN} /1024	Hz	
Filter Corner Frequency, f-3 dB	f _{CLKIN} /409,600	f _{CLKIN} /409,600	f _{CLKIN} /409,600	Hz	
Settling Time to ±0.0007% FS	507904/f _{CLKIN}	507904/f _{CLKIN}	507904/f _{CLKIN}	sec	For Full-Scale Input Step
	CERIN	SULT TO CERTIN	207 TO WICERIN		Tot Tan ocase input step
SYSTEM CALIBRATION	1				
Positive Full-Scale Calibration Range	$V_{REF} + 0.1$	$V_{REF} + 0.1$	$V_{REF} + 0.1$	V max	System Calibration Applies to
Positive Full-Scale Overrange	V _{REF} + 0.1	V _{REF} + 0.1	V _{REF} + 0.1	V max	Unipolar and Bipolar Ranges.
Negative Full-Scale Overrange	~(V _{REF} + 0.1)	$-(V_{REF} + 0.1)$	$-(V_{REF} - + 0.1)$	V max	After Calibration, if AIN>VREF
Maximum Offset Calibration Range ^{5, 6}	(TREF : 012)	(TREF SIL)	(REF 5.37)	7 11111	the Device Will Output All 1s.
	(II + 0.1)	77 . 0.15	(31 + 0.1)	77	
Unipolar Input Range	$-(V_{REF} + 0.1)$	$-(V_{REF} + 0.1)$	$-(V_{REF} + 0.1)$	V max	If A _{IN} <0 (Unipolar) or -V _{REF}
Bipolar Input Range	$-0.4 \text{ V}_{\text{REF}}$ to $+0.4 \text{ V}_{\text{REF}}$		-0.4 V _{REF} to +0.4 V _{REF}	V max	(Bipolar), the Device Will
Input Span ⁷	0.8 V _{REF}	0.8 V _{REF}	0.8 V _{REF}	V min	Output all 0s
	$2 V_{REF} + 0.2$	2 V _{REF} + 0.2	2 V _{REF} + 0.2	V max	
ANALOG INPUT			 		
	0 135	0.5- 2.5	0. 125	77.1.	
Unipolar Input Range	0 to +2.5	0 to +2.5	0 to +2.5	Volts	
Bipolar Input Range	±2.5	±2.5	±2.5	Volts	
Input Capacitance	20	20	20	pF typ	
Input Bias Current ¹	1	1	1	nA typ	
LOGIC INPUTS					
All Inputs except CLKIN					
V _{INL} , Input Low Voltage	0.8	0.8	0.8	V max	
V _{INH} , Input High Voltage	2.0	2.0	2.0	V min	1
CLKIN					
V _{INI} , Input Low Voltage	0.8	0.8	0.8	V max	
V _{INH} , Input High Voltage	3.5	3.5	3.5	V min	
I _{IN} , Input Current	10	10	10	μA max	
				pri max	
LOGIC OUTPUTS					
VOL, Output Low Voltage	0.4	0.4	0.4	V max	$I_{SINK} = 1.6 \text{ mA}$
VOH, Output High Voltage	DV _{DD} -1	DV _{DD} -1	DV _{DD} -1	V min	I _{SOURCE} = 100 μA
Floating State Leakage Current	±10	±10	±10	μA max	-SOURCE P
Floating State Output Capacitance	۱9	9	9	pF typ	
	·	·	<u> </u>	br Qb	
POWER REQUIREMENTS*]	
Power Supply Voltages	1]			
Analog Positive Supply (AVDD)	4.5/5.5	4.5/5.5	4.5/5.5	V min/V max	For Specified Performance
Digital Positive Supply (DV _{DD})	4.5/AV _{DD}	4.5/AV _{DD}	4.5/AV _{DD}	V min/V max	opecined renormance
Analog Negative Supply (AV _{SS})	-4.5/- 5.5				
		-4.5/-5.5	-4.5/-5.5	V min/V max	
Digital Negative Supply (DV _{SS})	-4.5/-5.5	-4.5/-5.5	-4.5/-5.5	V min/V max	
Calibration Memory Retention Power Supply Voltage		2.0	2.0		

AD7703

Parameter	A/S Versions ²	B Version ²	C Version ²	Units	Test Conditions/Comments
STATIC PERFORMANCE					
DC Power Supply Currents ⁸					
Analog Positive Supply (AIDD)	3.2	3.2	3.2	mA max	Typically 2 mA
Digital Positive Supply (DIDD)	1.5	1.5	1.5	mA max	Typically 1 mA
Analog Negative Supply (Al ₈₈)	3.2	3.2	3.2	mA max	Typically 2 mA
Digital Negative Supply (DI _{SS})	0.1	0.1	0.1	mA max	Typically 0.03 mA
Power Supply Rejection			1 .		
Positive Supplies	70	70	70	dB typ	
Negative Supplies	75	75	75	dB typ	
Power Dissipation					
Normal Operation	40	40	40	mW max	SLEEP = Logic 1,
					Typically 25 mW
Standby Operation ¹⁰					SLEEP = Logic 0
A, B, C	20	20	20	μW max	Typically 10 μW
S	40	40	40	μW max	i i

NOTES

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

$(T_{\lambda} = +25^{\circ}C \text{ unless otherwise noted})$

DV_{DD} to AGND
DV_{DD} to AV_{DD}
DV _{SS} to AGND +0.3 V to -6 V
AV _{DD} to AGND
AV _{SS} to AGND +0.3 V to -6 V
AGND to DGND0.3 V to +0.3 V
Digital Input Voltage to DGND0.3 V to DV _{DD} + 0.3 V
Analog Input Voltage to AGND AV _{SS} -0.3 V to
$AV_{DD} + 0.3 V$
Input Current to any Pin Except Supplies ¹ ± 10 mA
Operating Temperature Range
Industrial (A, B, C Versions)40°C to +85°C
Extended (S Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Power Dissipation (DIP Package) to +75°C 450 mW
Derates above +75°C by
Power Dissipation (SOIC Package) to +75°C 250 mW
Derates above +75°C by

NOTES

ORDERING GUIDE

Model	Temperature Range	Linearity Error (% FSR)	Package Option ¹
AD7703AN	-40°C to +85°C	0.003	N-20
AD7703BN	-40°C to +85°C	0.0015	N-20
AD7703CN	-40°C to +85°C	0.0012	N-20
AD7703AR	-40°C to +85°C	0.003	R-20
AD7703BR	-40°C to +85°C	0.0015	R-20
AD7703CR	-40°C to +85°C	0.0012	R-20
AD7703AQ	-40°C to +85°C	0.003	Q-20
AD7703BQ	-40°C to +85°C	0.0015	Q-20
AD7703CQ	-40°C to +85°C	0.0012	Q-20
AD7703SQ ²	-55°C to +125°C	0.003	Q-20

NOTES

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



¹The A_{IN} pin presents a very high impedance dynamic load which varies with clock frequency. A ceramic 1 nF capacitor from the A_{IN} to AGND is necessary. Source resistance should be 750 Ω or less.

Temperature Ranges are as follows: A, B, C Versions: -40°C to +85°C; S Version: -55°C to +125°C.

Applies after calibration at the temperature of interest. Full-Scale Error applies for both unipolar and bipolar input ranges.

⁴Total drift over the specified temperature range after calibration at power-up at +25°C. This is guaranteed by design and/or characterization. Recalibration at any temperature will remove these errors.

^{&#}x27;In unipolar mode the offset can have a negative value (-V_{REF}) such that the unipolar mode can mimic bipolar mode operation.

The specifications for input overrange and for input span apply additional constraints on the offset calibration range.

For unipolar mode, input span is the difference between full scale and zero scale. For bipolar mode, input span is the difference between positive and negative full-scale points. When using less than the maximum input span, the span range may be placed anywhere within the range of $\pm (V_{REF} + 0.1)$.

^{*}All digital outputs unloaded. All digital inputs at 5 V CMOS levels.
*Applies in 0.1 Hz to 10 Hz bandwidth. PSRR at 60 Hz will exceed 120 dB due to the digital filter.

[&]quot;CLKIN is stopped. All digital inputs are grounded.

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 'Transient currents of up to 100 mA will not cause SCR latch-up.

¹N = Plastic DIP; R = SOIC; Q = Cerdip. For outline information see Package Information section.

²Available to /883B processing only. Contact local sales office for military data sheet.

TIMING CHARACTERISTICS 1, 2 (AV_{DD} = DV_{DD} = +5 V \pm 10%; AV_{SS} = DV_{SS} = -5 V \pm 10%; AGND = DGND = 0 V; f_{clkin} = 4.096 MHz; Input Levels: Logic 0 = 0 V, Logic 1 = DV_{DD}; unless otherwise stated.)

Parameter	Limit at T _{min} , T _{max} (A, B, C Versions)	Limit at T _{min} , T _{max} (S Version)	Units	Conditions/Comments
f _{CLKIN} 3, 4	40	40	kHz min	Master Clock Frequency: Internal Gate Oscillator
CERCIT	5	5	MHz max	Typically 4096 kHz
	40	40	kHz min	Master Clock Frequency: Externally Supplied
	5	5	MHz max	
t.5	50	50	ns max	Digital Output Rise Time. Typically 20 ns
t _r ⁵ t _f ⁵	50	50	ns max	Digital Output Fall Time. Typically 20 ns
t ₁	0	0	ns min	SC1, SC2 to CAL High Setup Time
-	50	50	ns min	SC1, SC2 Hold Time After CAL Goes High
t ₂ t ₃ ⁶	1000	1000	ns min	SLEEP High to CLKIN High Setup Time
SSC MODE				
t4 ⁷	3/f _{CLKIN}	3/f _{CLKIN}	ns min	Data Access Time (CS Low to Data Valid)
t ₅	100	100	ns max	SCLK Falling Edge to Data Valid Delay (25 ns typ)
t ₆	250	250	ns min	MSB Data Setup Time. Typically 380 ns
t ₇	300	300	ns max	SCLK High Pulse Width. Typically 240 ns
t ₈	790	790	ns max	SCLK Low Pulse Width. Typically 730 ns
	$1/f_{CLKIN} + 200$	$1/f_{CLKIN} + 200$	ns max	SCLK Rising Edge to Hi-Z Delay (1/f _{CLKIN} + 100 ns typ)
t ₁₀ 8, 9	$4/f_{CLKIN} + 200$	$4/f_{CLKIN} + 200$	ns max	CS High to Hi-Z Delay
SEC MODE				
f_{SCLK}	5	5	MHz max	Serial Clock Input Frequency
t ₁₁	50	50	ns min	SCLK High Pulse Width
t ₁₂	180	180	ns min	SCLK Low Pulse Width
t, 2 ^{7, 10}	160	160	ns max	Data Access Time (CS Low to Data Valid). Typically 80 ns
t ₁₄ t ₁₅ 8	150	150	ns min	SCLK Falling Edge to Data Valid Delay. Typically 75 ns
t ₁₅ 8	250	250	ns min	CS High to Hi-Z Delay
t ₁₆ ⁸	200	200	ns min	SCLK Falling Edge to Hi-Z Delay. Typically 100 ns

NOTES

Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

⁴The AD7703 is production tested with f_{CLKIN} at 4.096 MHz. It is guaranteed by characterization to operate at 200 kHz.

⁵Specified using 10% and 90% points on waveform of interest.

⁶In order to synchronize several AD7703s together using the SLEEP pin, this specification must be met.

It, and t1, are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.

If CS is returned high before all 20 bits are output, the SDATA and SCLK outputs will complete the current data bit and then go to high impedance.

The stretch and the stretch an

11SDATA is clocked out on the falling edge of the SCLK input.




Figure 1. Load Circuit for Access Time and Bus Relinquish Time




Figure 2. Calibration Control Timing




Figure 3. Sleep Mode Timing

³CLKIN duty cycle range is 20% to 80%. CLKIN must be supplied whenever the AD7703 is not in SLEEP mode. If no clock is present in this case, the device can draw higher current than specified and possibly become uncalibrated.

⁸t₂, t₁₀, t₁₅ and t₁₆ are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time quoted in the Timing Characteristics is the true bus relinquish time of the part and as such is independent of external bus loading capacitances.




Figure 4. SSC Mode Data Hold Time




Figure 5b. SEC Mode Timing Diagram




Figure 5a. SEC Mode Data Hold Time




Figure 6. SSC Mode Timing Diagram

TERMINOLOGY LINEARITY ERROR

This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are zero-scale (not to be confused with bipolar zero), a point 0.5 LSB below the first code transition (000 . . . 000 to 000 . . . 001) and full scale, a point 1.5 LSB above the last code transition (111 . . . 110 to 111 . . . 111). The error is expressed as a percentage of full scale.

DIFFERENTIAL LINEARITY ERROR

This is the difference between any code's actual width and the ideal (1 LSB) width. Differential linearity error is expressed in LSBs. A differential linearity specification of ± 1 LSB or less guarantees monotonicity.

POSITIVE FULL-SCALE ERROR

Positive full-scale error is the deviation of the last code transition (111 . . . 110 to 111 . . . 111) from the ideal (V_{REF} – 3/2 LSBs). It applies to both positive and negative analog input ranges.

UNIPOLAR OFFSET ERROR

Unipolar offset error is the deviation of the first code transition from the ideal (AGND + 0.5 LSB) when operating in the unipolar mode.

BIPOLAR ZERO ERROR

This is the deviation of the midscale transition (0111 . . . 111 to $1000 \ldots 000$) from the ideal (AGND - 0.5 LSB) when operating in the bipolar mode.

BIPOLAR NEGATIVE FULL-SCALE ERROR

This is the deviation of the first code transition from the ideal ($-V_{\rm REF}$ + 0.5 LSB), when operating in the bipolar mode.

POSITIVE FULL-SCALE OVERRANGE

Positive full-scale overrange is the amount of overhead available to handle input voltages greater than $+V_{\rm REF}$ (for example, noise peaks or excess voltages due to system gain errors in system calibration routines) without introducing errors due to overloading the analog modulator or overflowing the digital filter.

NEGATIVE FULL-SCALE OVERRANGE

This is the amount of overhead available to handle voltages below $-V_{\rm REF}$ without overloading the analog modulator or overflowing the digital filter. Note that the analog input will accept negative voltage peaks even in the unipolar mode.

OFFSET CALIBRATION RANGE

In the system calibration modes (SC2 Low) the AD7703 calibrates its offset with respect to the $A_{\rm IN}$ pin. The offset calibration range specification defines the range of voltages that the AD7701 can accept and still calibrate offset accurately.

FULL-SCALE CALIBRATION RANGE

This is the range of voltages that the AD7703 can accept in the system calibration mode and still calibrate full scale correctly.

INPUT SPAN

In system calibration schemes, two voltages applied in sequence to the AD7703's analog input define the analog input range. The input span specification defines the minimum and maximum input voltages from zero to full scale that the AD7703 can accept and still calibrate gain accurately.

PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1	MODE	Selects the Serial Interface Mode. If MODE is tied to DGND, the Synchronous External Clocking (SEC) mode is selected. SCLK is configured as an input, and the output appears without formatting, the MSB coming first. If MODE is tied to +5 V, the AD7703 operates in the Synchronous Self-Clocking (SSC) mode. SCLK is configured as an output, with a clock frequency of f _{CLKID} /4 and 25% duty cycle.
2	CLKOUT	Clock Output to generate an Internal Master Clock by connecting a crystal between CLKOUT and CLKIN. If an external clock is used, CLKOUT is left open circuit.
3	CLKIN	Clock Input for External Clock.
4, 17	SC1, SC2	System Calibration Pins. The state of these pins, when CAL is taken high, determines the type of calibration performed.
5	DGND	Digital Ground. Ground reference for all digital signals.
6	DV_{ss}	Digital Negative Supply, -5 V nominal.
7	AV_{SS}	Analog Negative Supply, -5 V nominal.
8	AGND	Analog Ground. Ground reference for all analog signals.
9	A _{IN}	Analog Input.
10	V_{REF}	Voltage Reference Input, +2.5 V nominal. This determines the value of positive full scale in the unipolar mode and of both positive and negative full-scale in the Bipolar Mode.
11	SLEEP	Sleep mode pin. When this pin is taken Low, the AD7703 goes into a low-power mode with typically 10 μ W power consumption.
12	BP/ UP	Bipolar/Unipolar mode pin. When this pin is low the AD7703 is configured for a unipolar input range of AGND to V_{REF} . When Pin 12 is High, the AD7703 is configured for a bipolar input range, $\pm V_{REF}$.
13	CAL	Calibration mode pin. When CAL is taken High for more than 4 master clock cycles, the AD7703 is reset and performs a calibration cycle when CAL is brought Low again. The CAL pin can also be used as a strobe to synchronize the operation of several AD7703s.
14	AV_{DD}	Analog Positive Supply, +5 V nominal.
15	$\mathrm{DV}_{\mathrm{DD}}$	Digital Positive Supply, +5 V nominal.
16	CS	Chip Select Input. When \overline{CS} is brought low, the AD7703 will begin to transmit serial data in a format determined by the state of the MODE pin.
18	DRDY	Data Ready Output. DRDY is low when valid data is available in the output register. It goes High after transmission of a word is completed. It also goes High for four clock cycles when a new data word is being loaded into the output register, to indicate that valid data is not available, irrespective of whether data transmission is complete or not.
19	SCLK	Serial Clock Input/Output. The SCLK pin in configured as an input or output, dependent on the type of serial data transmission that has been selected by the MODE pin. When configured as an output in the Synchronous Self-Clocking mode, it has a frequency of f _{CLKIN} /4 and a duty cycle of 25%.
20	SDATA	Serial Data Output. The AD7703's output data is available at this pin as a 20-bit serial word.

	UNIPOLAR MODE			BIPOLAR MODE		
μV	LSBs	% FS	ppm FS	LSBs	% FS	ppm FS
0.596	0.25	0.0000238	0.24	0.13	0.0000119	0.12
1.192	0.5	0.0000477	0.48	0.26	0.0000238	0.24
2.384	1.00	0.0000954	0.95	0.5	0.0000477	0.48
4.768	2.00	0.0001907	1.91	1.00	0.0000954	0.95
9.537	4.00	0.0003814	3.81	2.00	0.0001907	1.91

Table I. Bit Weight Table (2.5 V Reference Voltage)

PIN CONFIGURATION

