

Charge Balancing ADC

3V/5V, ± 10V Input Range, 1mW 3-Channel 16-Bit, Sigma-Delta ADC

Preliminary Technical Information

AD7707^{*}

FEATURES

16 Bits No Missing Codes
0.003% Nonlinearity
High Level (±10V) and Low Level (±10mV) Input Channels
Programmable Gain Front End
Gains from 1 to 128
Three-Wire Serial Interface
SPI™, QSPI™, MICROWIRE™ and DSP Compatible
Schmitt Trigger Input on SCLK
Ability to Buffer the Analog Input
2.7 V to 3.3 V or 4.75 V to 5.25 V Operation
Power Dissipation 1 mW max @ 3 V
Standby Current 8 uA max
20-Lead SOIC and TSSOP Packages

GENERAL DESCRIPTION

The AD 7707 is a complete analog front end for low frequency measurement applications. This three-channel device can accept either low level input signals directly from a transducer or high level (£ 4 x $\rm V_{BTAS}$) signals and produce a serial digital output. It employs a sigma-delta conversion technique to realize up to 16 bits of nom issing codes performance. The selected input signal is applied to a proprietary programmable gain front end based around an analogmodulator. The modulator output is processed by an on-chip digital filter. The first notch of this digital filter can be programmed via an on-chip control register allowing adjustment of the filter cutoff and output update rate.

The AD 7707 operates from a single 2.7 V to 3.3 V or 4.75 V to 5.25 V supply. The AD 7707 features two low level pseudo differential analog input channels, one high level input channel and a differential reference input. Input signal ranges of 0m V to +20m V through 0V to +2.5V can be incorporated on both low level input channels when operating with a $\rm V_{DD}$ of 5 V and a reference of 2.5 V . They can also handle bipolar input signal ranges of ± 20 m V through ± 2.5 V, which are referenced to the LCOM input. The AD 7707, with 3 V supply and a 1.225 V reference, can handle unipolar input signal ranges of 0m V to +10m V through 0V to +1.225 V . Its bipolar input signal ranges are ± 10 m V through ± 1.225 V .

The high level input channel can accept input signal ranges of $\pm 10 \text{V}$, $\pm 5 \text{V}$ and 0 to 5 V . The AD 7707 thus perform all signal conditioning and conversion for a three-channel system .

The AD 7707 is ideal for use in smart, m icrocontroller or DSP-based systems. It features a serial interface that can be configured for three-wire operation. Gain settings, signal polarity and


*Protected by U.S. Patent Number 5,134,401.

SPI and QSPI are tradem arks of Motorola.

MICROWIRE is a tradem ark of National Semiconductor.

PRELIM A2. 9/98

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



update rate selection can be configured in software using the input serial port. The part contains self-calibration and system calibration options to elim inate gain and offset errors on the part itself or in the system.

CM OS construction ensures very low power dissipation, and the power-down m ode reduces the standby power consumption to 20 $\mu\rm W$ typ. These parts are available in a 20-lead wide body (0.3 inch) smalloutline (SO IC) package and a low profile 20-lead TSSOP.

PRODUCT HIGHLIGHTS

- 1. The AD 7707 consumes less than 1 mW at 3 V supplies and 1 MHzm asterclock, making it ideal for use in low power systems. Standby current is less than 8 μ A.
- 2. On-board thin-film resistors allow ±10V, ±5V and 0 to 5V high level input signals to be directly accom odated on the analog inputs w ithout requiring split supplies on dc-dc converters.
- The low level input channels allow the AD 7707 to accept input signals directly from a strain gauge or transducer rem oving a considerable am ount of signal conditioning.
- 4. The part features excellent static perform ance specifications with 16 bits, no-missing-codes, ±0.003% accuracy and low rms noise (<600 nV). Endpoint errors and the effects of temperature drift are eliminated by on-chip calibration options, which remove zero-scale and full-scale errors.</p>

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

Parameter	B Version ¹	Units	Conditions/Comments
STATIC PERFORM ANCE			
N o M issing C odes	16	Bitsm in	Guaranteed by Design. Filter Notch < 60 Hz
O utputN oise	See Tables I and III		D epends on Filter Cutoffs and Selected Gain
Integral N on linearity	±0.003	% ofFSR m az	Filter N otch < 60 H z. Typically ±0.0003%
-		4 OTLDK III 92	Filler Notal < 80 H 2.1 ypically 10.0003%
UnipolarOffsetEmor	See N ote 3	40-	
U nipolar O ffætD rift ⁴	0.5	μV/°C typ	
Bipolar Zero Error	See N ote 3		
Bipolar Zero Driff⁴	0.5	µV/°C typ	ForG ains1,2 and 4
	0.1	μV/°C typ	For Gains 8, 16, 32, 64 and 128
Positive Full-Scale Emor ⁵	See N ote 3	•	
Full-Scale Driff ^{4, 6}	0.5	μV/°C typ	
Gain Error ⁷	See Note 3	μν, ε εμρ	
Gain Driff ^{4,8}	0.5	ppm ofFSR/°C typ	
Bipolar Negative Full-Scale Emor ^{2,3}	±0.003	% ofFSR typ	Typically ± 0.001 %
Bipolar Negative Full-Scale Drift ⁴	1	μV/°C typ	ForG ainsof1 to 4
	0.6	μV /°C typ	ForG ainsof 8 to 128
NALOG INPUTS REFERENCE INPUTS			Specifications for AIN and REFIN Unless Noted
Common-ModeRejection (CMR)			
$V_{DD} = 5 V$			
G ain = 1	96	dB typ	
G ain = 2	105	dB typ	
G ain = 4	110	dB typ	
G ain = 8v128	130		
	±30	dB typ	
$V_{DD} = 3 V$	105	-	
G ain = 1	105	dB typ	
G ain = 2	110	dB typ	
Gain = 4	120	dB typ	
Gain = 8v128	130	dB typ	
Normal-Mode 50 HzRejection ²	98	dB typ	For Filter N otches of 25 Hz, 50 Hz, $\pm 0.02 \infty f_{\text{NOTCH}}$
Normal-Mode 60 HzRejection ²	98		For Filter N otches of 20 Hz, 60 Hz, $\pm 0.02 \propto f_{\text{NOTCH}}$
		dB typ	
Common-Mode 50 HzRejection	150	dB typ	For Filter N otches of 25 Hz, 50 Hz, $\pm 0.02 \infty f_{\text{NOTCH}}$
Common-Mode 60 HzRejection ²	150	dB typ	For Filter N otches of 20 Hz, 60 Hz, $\pm 0.02 \infty f_{\text{NOTCH}}$
Absolute/Common-ModeREFINVoltage ²	GND to V _{DD}	V m in to V m az	
Low LevelAnalog InputChannels(AN1&AN2)			
Absolute/Common-ModeAIN Voltage ^{2,9}	GND - 30 m V	V m in	BUF Bit of Setup Register = 0
,	V _{DD} + 30 m V	V m ax	1 2
Absolute/Common-ModeAIN Voltage ^{2,9}	GND + 50 m V	Vmin	BUF Bit of Setup Register = 1
ADSOLUTE/COM IN ON PI OCEALIN VOLLAGE			DOT DEGIDECUP Kegiker- 1
	V _{DD} - 1.5 V	V m ax	
AIN DC InputCument	1	nA m az	
A IN Sam pling Capacitance ²	10	pF m ax	
A IN Differential Voltage Range ¹⁰	0 to +V _{REF} /G A IN ¹¹	nom	U nipolar Input Range (B/U Bit of Setup Register= 1)
	±V REF GAIN	nom	Bipolar Input Range (B/U Bit of Setup Register = 0)
A IN Input Sam pling Rate, fs	GAIN ∞ f _{clkin} /64		ForG ainsof1 to 4
	folkin /8		ForG ains of 8 to 128
igh LevelAnalog InputChannel (AIN 3)	TELKIN /O		1010 0110 010 0 120
3 1			
Absolute/Common-ModeAIN Voltage ^{1,9}	XmV	V m in	BUF Bit of Setup Register = 0
	$4*(V_{DD} + 30 \text{ m V})$	V m ax	
Absolute/Common-ModeAINVoltage ^{2,9}	Х	V m in	BUF Bit of Setup Register = 1
	4*(V _{DD} -1.5 V)	V m ax	
AIN DC InputCument	TBD	nA m az	
A IN Sam pling Capacitance	10	pF m ax	
		_	II nino lar Tanut Bango /B /I B ttofC-t Bit 1
A IN Differential Voltage Range ¹⁰	0 to +4*V _{REF} /GAIN 11	nom	Unipolar Input Range (B/U Bit of Setup Register = 1)
	±4*V _{REF} /GAIN	nom	Bipolar InputRange (B/U Bitof Setup Register = 0)
A IN Input Sam pling R ate, f_s	GAIN ∞ f _{clkin} /64		ForGainsof1 to 4
	f _{CLKIN} /8		ForGainsof8 to 128
R eference InputR ange			
REF IN (+) - REF IN (-) Voltage	1/1.75	V m in√m ax	$AV_{DD} = 2.7 \text{ V to } 3.3 \text{ V.} V_{REF} = 1.225 \pm 1\%$ for Specified
			Performance
D T T M /	1 0 5	17 m in h a	
REF IN (+) - REF IN (-) Voltage	1/3.5	V m in/m az	$AV_{DD} = 4.75 V$ to $5.25 V.V_{REF} = 2.5 \pm 1\%$ for Specified
			Perform ance
REF IN InputSam plingRate, fs	f _{CLKIN} /64		
OGIC IN PUTS			
InputCurrent			
AllInputsExceptM CLK IN	±1	μA m az	Typically±20 nA
	±10	μA m az	Typically $\pm 2~\mu$ A
M C L K			
			$DV_{DD} = 5V$
AllInputsExceptSCLK and MCLK IN	0.8	V m az	
	0.8	V m ax	
All Inputs Except SC LK and M C LK IN $V_{\rm INL}, \text{InputLow Voltage}$	0.4	V m az	$DV_{DD} = 3V$
AllInputsExceptSCLK and MCLK IN			

Parameter	B Version	B Version ¹		nits	Conditions/Comments		
SCLK Only (SchmittTriggered Input)					DV _{DD} = 5 V NOM IN AL		
V _{T+}	1.4/3		1	√ m az			
V _{T -}	0.8/1.4		1 '	∜maz			
V _{T+} - V _{T-}	0.4 /0.8		v m in,	∜ m az	$DV_{DD} = 3VNOMINAL$		
SCLK 0 nly (Schm itt Triggered Input) V_{T+}	1/2.5		V m in	∜ m az	DVDD = 3 V NOM IN AL		
V _T -	0.4/1.1		1	/v m az			
$V_{T+} - V_{T-}$	0.375,0.8		1 '	√ m az			
M CLK IN Only		0.0.707010			$DV_{DD} = 5VNOMINAL$		
$V_{{ m IN}{ m L}}$, Input Low Voltage	8.0		V m az				
$V_{ ext{IN} ext{H}}$, $ ext{Input}_{ ext{H}}$ igh $ ext{Voltage}$	3.5		Vmin				
MCLK IN Only					$DV_{DD} = 3VNOMNAL$		
V _{INL} , Input Low Voltage	0.4		V m ax				
V _{INH} , InputH igh Voltage	2.5		Vmin		-		
LOGIC OUTPUTS (Including M CLK OU!					12		
V _{ol} ,OutputLow Voltage	0.4		V m ax		$I_{SINK} = 800 \mu\text{A}$ Except for M C LK O U T 12 D $V_{DD} = 5 \text{V}$.		
Vol.OutputLow Voltage	0.4		V m ax		$I_{SNK} = 100 \mu A$ Except form CLK OUT 12 DV _{DD} = 3 V. $I_{SOUBCE} = 200 \mu A$ Except form CLK OUT 12 DV _{DD} = 5 V.		
VoH, Output High Voltage	4		V m in V m in		$I_{SOURCE} = 200 \mu$ A ExceptionM CLK OUT ³⁵ DV _{DD} = 5 V. $I_{SOURCE} = 100 \mu$ A Except forM CLK OUT ¹² DV _{DD} = 3 V.		
V _{OH} , O utputH igh Voltage F loating State Leakage C urrent	DV _{DD} -0.6 ±10		μA m a		ISOURCE - 100 MA EXCEPTION CLA COI. DVDD - 3 V.		
F bating State Dearlage Current F bating State Output Capacitance 13	9		pF typ				
D ata 0 utput C oding	B inary		cxb		UnipolarM ode		
	0 ffsetB inary				BipolarM ode		
	-				-		
SYSTEM CALIBRATION	2)						
Low LevelInputChannels (AIN 1 & AIN Positive Full-Scale Calibration Lim it 14		דאד אל י	V m az		GAIN Is the Selected PGA Gain (1 to 128)		
N egative Full-Scale Calibration Limit	, KELV		V m ax		GAIN Is the Selected FGA Gain (1 to 128)		
Offset Calibration Limit 14			V m ax		GAIN Is the Selected PGA Gain (1 to 128)		
Input Span 15		-(1.05 X V _{REF}) & A IN (0.8 X V _{REF}) & A IN			GAIN Is the Selected PGA Gain (1 to 128)		
		(2.1 X V _{REF})/G A IN			GAIN Is the Selected PGA Gain (1 to 128)		
H igh LevelInputC hannels (A IN 3)	, , , , , , , , , , , , , , , , , , , ,						
Positive Full-Scale Calibration L im it 14	(4.2 X V _{REF})/G	A IN	V m az		GAIN Is the Selected PGAGain (1 to 128)		
N egative Full-Scale C alibration Lim it 1	4 - (4.2 X V _{REF}) A	$-(4.2 \times V_{REF})/G A IN$			GAIN Is the Selected PGAGain (1 to 128)		
Offset Calibration Limit ¹⁴	-(4.2 X V _{REF}) &	AIN			GAIN Is the Selected PGAG ain (1 to 128)		
InputSpan ¹⁵	(3.2 X V _{REF}) /G	A IN			GAIN Is the Selected PGA Gain (1 to 128)		
	(8.4 X V _{REF})/G	A IN	V m az		GAIN Is the Selected PGAG ain (1 to 128)		
POWER REQUIREMENTS							
PowerSupply Voltages							
AV _{DD} Voltage	+2.7 to +3.3 or						
	+4.75 to +5.25	V		ForSpecific	ed Perform ance		
DV _{DD} Voltage	+2.7 to +5.25	V		ForSpecific	ed Perform ance		
Power Supply Currents							
AV_{DD} Cument					/or5V.BST bit.ofFilterHighRegister= 0 ¹⁷		
	0.27	m.	Amax		22m A.BUFFER= 0. $f_{\text{CLK IN}}$ = 1M Hzor2.4576 MHz		
	0.6	m.	Amax		.45m A.BUFFER=DV _{DD} .f _{CLK IN} = 1M Hzor2.4576M Hz		
					or5 V.BST bit ofFilterHigh Register= 1"		
	0.5	m.	Amax	Typically 0	$.38\mathrm{mA}$.BU FFER = 0V . f_CLKIN = 2.4576 M H z		
10	1.1	m.	Amax		$.91\mathrm{mA}$. BU FFER = D V_DD . f_CLKIN = $2.4576\mathrm{MHz}$		
DV _{DD} Current ¹⁸				DigitalI/Ps	$s=0\ V\ \text{orD}\ V_{DD}$. External M C L K $\ \mathbb{I}\!N$		
	080.0	m.	Amax		.06 m A .D V_{DD} = 3 V . f_{CLK} $_{I\!N}$ = 1 M H z		
	0.15	m.	Amax		.13m A.D V_{DD} = 5 V . $f_{CLK\ IN}$ = 1 M H z		
	0.18	m.	Amax		$.15 \mathrm{m}\mathrm{A}.\mathrm{D}\mathrm{V}_{\mathrm{D}\mathrm{D}} = 3\mathrm{V}.\mathrm{f}_{\mathrm{C}\mathrm{LK}\mathrm{I\!N}} = 2.4576\mathrm{M}\mathrm{H}\mathrm{z}$		
19	0.35		Amax	Typically 0	$3 \text{ m A} \cdot D V_{DD} = 5 \text{ V} \cdot f_{CLK \text{ IN}} = 2.4576 \text{ M} \text{ H z}$		
PowerSupplyRejection 19	See Note 20	dE	3 typ				
NomalModePowerDissipation ¹⁸				2.2	$V_{DD} = +3V.D$ igital IPs = 0V or D V_{DD} External MCLK N		
	1.05		W max		$.94$ m W .BUFFER = $0.$ \pounds_{LK} N = 1 M H z, BST Bit= 0 .		
	2.04		Wmax		$53mW$.BUFFER = $3V \cdot f_{CLK \ IN} = 1 \ M + z$, BST B it=0.		
	1.35		W max		.11mW .BUFFER = $0.f_{CLK\ IN}$ = 2.4576M H z, BST B \dot{t} =0.		
N126 2 D 18	2.34	m	Wmax		.9m W .BUFFER = $3V \cdot f_{CLK \ IN} = 2.4576M \ H \ z, BST \ B \ t = 0$.		
N om alM ode PowerD issipation 18				$AV_{DD} = DV$	$I_{DD} = +5$ V.D igital I/Ps = 0 V or D V_{DD} External MCLK		
	2.1		[4] w	M + m d 73 - 2	N		
	2.1		Wmax		.75mW .BUFFER = 0.f _{CLK IN} = 1 M H z, BST Bit=0.		
	3.75		Wmax		9m W .BUFFER = 5V.f _{clk N} = 1 M H z, BST B it=0.		
	3.1		W max		$6m \text{ W}$.BUFFER = 0. $f_{\text{CLK IN}} = 2.4576M \text{ Hz,BST B} \stackrel{\text{th}}{\text{th}} = 0$.		
Standby (Power-Down) Current ²¹	4.75 18		Wmax		.75m W .BUFFER = 5V. $f_{\text{CLK IN}} = 2.4576M \text{ Hz}$, BST B it= 0.		
Standby (Power-Down) Current Standby (Power-Down) Current 21	8 18		XS M A		CLK IN = 0 V orD V _{DD} . Typically 9 μ A. V _{DD} = +5V		
Perior Andrew Committee		μ	xs m A	пуспісті	CLK IN = 0 V or DV _{DD} . Typically $4 \mu A.V_{DD} = +3V$		
		1					

Power Supply Rejection 18

See Note 19

MOTES

¹⁹PSRR depends on both gain and Van.

Gain	1	2	4	8-128
$V_{DD} = 3 V$	86	78	85	93
$V_{DD} = 5 V$	90	78	84	91

Specifications subject to change without notice.

TIMING CHARACTERISTICS¹, 2 (AV_{DD} = DV_{DD} = +2.7 V to +5.25 V; AGND = DGND = 0 V; f_{CLKIN} = 2.4576 MHz; Input Logic 0 = 0 V, Logic $1 = \text{DV}_{DD}$ unless otherwise noted.)

Parameter	Limit at T_{MIN} , T_{MAX} (B Version)	Units	Conditions/Comments
£ _{LKIN} 3,4	400	kH zm in	Master Clock Frequency: Crystal Oscillator or Externally Supplied
	5	MHzmax	for Specified Perform ance
t _{CLKIN LO}	$0.4 \infty t_{\text{CLKIN}}$	nsm in	Master Clock Input Low Time. $t_{cLKN} = 1/f_{cLKN}$
t _{CLKIN HI}	$0.4 \infty t_{\text{CLK IN}}$	nsm in	Master Clock Input High Time
t ₁	500 ∞ t _{clkm}	nsnom	$\overline{ ext{DRDY}}$ High Time
t ₂	100	nsm in	RESET Pulsewidth
Read O peration			
$t_{\scriptscriptstyle{\mathrm{S}}}$	0	nsm in	DRDY to CS Setup T im e
t ₄	120	nsm in	$ ext{CS}$ Falling Edge to SC LK R ising Edge Setup T im e
t ₅ 5	0	nsm in	SCLK Falling Edge to Data Valid Delay
	80	nsm ax	$V_{DD} = +5 V$
	100	nsm ax	$V_{DD} = +3.0 \text{ V}$
$t_{\scriptscriptstyle{6}}$	100	nsm in	SCLK High Pulsewidth
t ₇	100	nsm in	SCLK Low Pulsewidth
t _s	0	nsm in	$\overline{ ext{CS}}$ Rising Edge to SC LK Rising Edge Hold Time
t ₈ t ₉ 6	10	nsm in	Bus Relinquish Time after SCLKR ising Edge
-	60	nsm ax	$V_{DD} = +5 V$
	100	nsm ax	$V_{DD} = +3.0 \text{ V}$
t ₁₀	100	nsm ax	SCLK Falling Edge to \mathbf{DRDY} H igh 7
W rite O peration			
t_{11}	120	nsm in	$ ext{CS}$ Falling Edge to SC LK R ising Edge Setup T im e
$t_{\scriptscriptstyle{12}}^{\scriptscriptstyle{12}}$	30	nsm in	Data Valid to SC LK Rising Edge Setup Time
t ₁₃	20	nsm in	Data Valid to SC LK Rising Edge Hold Time
$t_{\!\scriptscriptstyle{14}}$	100	nsm in	SCLK High Pulsewidth
t_{15}	100	nsm in	SCLK Low Pulsewidth
t_{16}	0	nsm in	$ ext{CS}$ R ising Edge to SC LK R ising Edge H o.bd T in e

³These numbers are established from characterization or design at initial product release.

³A calibration is effectively a conversion so these errors will be of the order of the conversion noise shown in Tables I to IV. This applies after calibration at the tem perature of interest.

 $^{^4\}mathrm{R}$ ecalibration at any tem perature will rem ove these drift errors.

⁵Positive Full-Scale Error includes Zero-Scale Errors (Unipolar Offset Error or Bipolar Zero Error) and applies to both unipolar and bipolar input ranges.

Full-Scale Drift includes Zero-Scale Drift (Unipolar Offset Drift or Bipolar Zero Drift) and applies to both unipolar and bipolar input ranges.

G ain Emor does not include Zero-Scale Emors. It is calculated as Full-Scale Emor-Unipolar Offset Emor for unipolar ranges and Full-Scale Emor-Bipolar Zero Emor for hinolar ranges

⁸G ain Error Drift does not include Unipolar Offset Drift/Bipolar Zero Drift. It is effectively the drift of the part if zero scale calibrations only were performed.

⁹This common-mode voltage range is allowed provided that the input voltage on analog inputs does not go more positive than V pp + 30 m V or go more negative than

GND - 30 mV. Parts are functional with voltages down to GND - 200 mV, but with increased leakage at high tem perature.

¹⁰ The analog input voltage range on A IN (+) is given here with respect to the voltage on LCOM on the low level input channels (Ainl and Ain2) and is given with respect to the HCOM input on the high level input channel Ain 3. The absolute voltage on the low level analog inputs should not go more positive than VDD + 30 mV, or go more negative than GND - 30 mV for specified perform ance, input voltages of GND - 200 mV can be accomm odated, but with increased leakage at high tem perature.

¹¹Vagg = REF IN (+) - REF IN (-).

 $^{^{12}\}mathrm{T}$ hese logic output levels apply to the M C L K O U T only when it is loaded with one C M O S load.

 $^{^{13}\}mathrm{Sam}$ ple tested at $+\,25\,^{\circ}\mathrm{C}\,$ to ensure com pliance.

¹⁴ first calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, the device will output all 0s.

¹⁸ These calibration and span lim its apply provided the absolute voltage on the analog inputs does not exceed V D D + 30 m V or go more negative than G N D - 30 m V. The offset calibration lim it applies to both the unipolar zero point and the bipolar zero point.

^{16%} hen using a crystalor ceram ic resonator across the MCLK pins as the clock source for the device, the V D D current and power dissipation will vary depending on the crystalor resonator type (see C locking and O scillator C ircuit section).

¹⁷ If the external master clock continues to min in standby mode, the standby cument increases to 150 μ A typical at 5 V and 75 μ A at 3 V. When using a crystal or ceram ic resonator across the M C LK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation depends on the crystal or resonator type (see Standby M ode section).

¹⁸M easured at dc and applies in the selected passband. PSRR at 50 Hz will exceed 120 dB with filter notches of 25 Hz or 50 Hz. PSRR at 60 Hz will exceed 120 dB with filter notches of 20 Hz or 60 Hz.

NOTES

13 am ple tested at +25 °C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V_DD) and timed from a voltage level of 1.6 V.

²See Figures 16 and 17.

DRDY returns high after the first read from the device after an output update. The same data can be read again, if required, while DRDY is high, although care should be taken that subsequent reads do not occur close to the next output update.




Figure 1. Load Circuit for Access Time and Bus Relinquish Time

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25$ °C unless otherwise noted)

${\tt AV_{DD}}$ to ${\tt AGND}$	0.3 V to +7 V
AV_{DD} to $DGND$	0.3 V to +7 V
$D\ V_{D\ D}$ to AGN D	
$D\ V_{D\ D}$ to $D\ G\ N\ D$	
DGND to AGND	
Analog InputVolt	age to AGND \dots -0.3 V to V_{DD} + 0.3 V
Reference Input V	oltage to AGND -0.3 V to $V_{DD} + 0.3 \text{ V}$
Digital Input Volt	age to DGND -0.3 V to $V_{DD} + 0.3 \text{ V}$
DigitalOutputVo	Itage to DGND . -0.3 V to $V_{DD} + 0.3 \text{ V}$
Operating Temper	rature R ange
C om m ercial (B	Version)40°C to +85°C
Storage Tem perat	ure Range65°C to $+150$ °C
Junction Tempera	ture+150℃

Plastic D IP Package, PowerD issipation
Lead Tem perature, (Soldering, 10 sec) $\dots +260$ °C
SOIC Package, PowerD issipation450 m W
$ heta_{\mathbb{A}}$ ThemmalImpedance
Lead Tem perature, Soldering
VaporPhase (60 sec)+215℃
In frared (15 sec)+220 $^{\circ}$ C
TSSOP Package, PowerD issipation450 m W
$ heta_{\mathbb{A}}$ ThermalIm pedance139°C /W
Lead Tem perature, Soldering
VaporPhase (60 sec)+215℃
In framed (15 sec)+220 $^{\circ}$ C
ESD Rating>4000 V

*Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	V _{DD}	Temperature	Package	Package
	Supply	Range	Description	Options
AD 7707BR	2.7 V to 5.25 V	-40℃ to +85℃	SO IC	R <i>−</i> 20
AD 7707BRU	2.7 V to 5.25 V	-40℃ to +85℃	T SSO P	RU <i>−</i> 20
EVAL-AD 7707EB		Evaluation Board		


³E_{ILK 21} Duty Cycle range is 45% to 55% . £_{ILK 21} must be supplied whenever the AD 7705/AD 7706 is not in Standby mode. If no clock is present in this case, the device can draw higher current than specified and possibly become uncalibrated.

 $^{^4}$ The AD 7707 is production tested with $f_{\text{CLK}\,\text{M}}$ at 24576 M H z (1 M H z for som e $I_{\text{D}\,\text{D}}$ tests). It is guaranteed by characterization to operate at 400 kH z.

⁵These numbers are measured with the load circuit of Figure 1 and defined as the time required for the output to cross the V_{ol} or V_{ol} limits.

⁶These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and as such are independent of external bus loading capacitances.

PIN CONFIGURATIONS



PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	SCLK	SerialC lock. Schm itt-T riggered Logic Input. An external serial clock is applied to this input to access serial data from the AD 7707. This serial clock can be a continuous clock with all data transmitted in a continuous train of pulses. A liternatively, it can be a noncontinuous clock with the information being transmitted to the AD 7707 in smaller batches of data.
2	MCLK IN	Master Clock signal for the device. This can be provided in the form of a crystal/resonator or external clock. A crystal/resonator can be tied across the MCLK IN and MCLK OUT pins. A Itematively, the MCLK IN pin can be driven with a CMOS-compatible clock and MCLK OUT left unconnected. The part can be operated with clock frequencies in the range 500 kHz to 5 MHz.
3	M CLK OUT	When the master clock for the device is a crystal/resonator, the crystal/resonator is connected between MCLKIN and MCLKOUT. If an external clock is applied to MCLKIN, MCLKOUT provides an inverted clock signal. This clock can be used to provide a clock source for external circuitry and is capable of driving one CMOS load. If the user does not require it, this MCLKOUT can be turned off via the CLKDIS bit of the Clock Register. This ensures that the part is not burning unnecessary power driving capacitive loads on MCLKOUT.
4	CS	Chip Select. Active low Logic Input used to select the AD 7707. With this input hard-wired low, the AD 7707 can operate in its three-wire interface mode with SCLK, DIN and DOUT used to interface to the device. CS can be used to select the device in system swith more than one device on the serial busor as a frame synchronization signal in communicating with the AD 7707.
5	RESET	Logic Input. Active low input that resets the control logic, interface logic, calibration coefficients, digital filter and analogm odulator of the part to power-on status.
6	AVDD	A nalog Supply Voltage, $+2.7 \text{ V}$ to $+5.25 \text{ V}$ operation.
7	A IN 1	Low LevelAnalog InputChannel1.
8	LOCOM	COMMON Input for low level input channels. A nalog inputs on A in 1 and A in 2 m ust be referenced to this input.
9	AIN 2	Low LevelAnalog InputChannel2.
10	A IN 3	H igh LevelAnalog InputChannel3.
11	нісом	COMMON Input for high level input channel. A nalog input on A in 3 m ust be referenced to this input.
12	VBIAS	VBIAS is used to signal condition the high level input channel signal. This signal is used to ensure that the AIN (+) and AIN (-) signals seen by the internal buffer are within its common mode range. VBIAS is normally connected to the REFIN (+).
13	REF IN (+)	Reference Input. Positive input of the differential reference input to the AD 7707. The reference input is differential with the provision that REF IN (+) must be greater than REF IN (-). REF IN (+) can lie anywhere between AV $_{\rm DD}$ and AGND.

Pin No.	Mnemonic	Function
14	REF IN (-)	Reference Input. N egative input of the differential reference input to the AD 7707. The REF IN (-) can lie anywhere between $AV_{\rm DD}$ and AGND provided REF IN (+) is greater than REF IN (-).
15	AGND	Analog Ground. Ground reference point for the AD 7707's internal analog circuitry.
16	DRDY	Logic O utput. A logic low on this output indicates that a new output word is available from the AD 7707 data register. The DRDY pin will return high upon completion of a read operation of a full output word. If no data read has taken place between output updates, the DRDY line will return high for $500 \infty t_{\rm CLK} {\rm IN}$ cycles prior to the next output update. While DRDY is high, a read operation should neither be attempted nor in progress to avoid reading from the data register as it is being updated. The DRDY line will return low again when the update has taken place. DRDY is also used to indicate when the AD 7707 has completed its on-chip calibration sequence.
17	DOUT	SerialD ata O utput with serial data being read from the output shift register on the part. This output shift register can contain inform ation from the setup register, communications register, clock register or data register, depending on the register selection bits of the Communications Register.
18	D IN	SerialD ata Input with serial data being written to the input shift register on the part. D ata from this input shift register is transferred to the setup register, clock register or communications register, depending, on the register selection bits of the C ommunications R egister.
19	DV_{DD}	D igital Supply Voltage, +2.7 V to +5.25 V operation.
20	DGND	G round reference point for the AD 7707's internal digital circuitry.

OUTPUT NOISE (5 V OPERATION)

Table I shows the AD 7707 output ms noise for the selectable notch and -3 dB frequencies for the part, as selected by FS0 and FS1 of the C lock Register. The numbers given are for the bipolar input ranges with a V_{REF} of +2.5 V and $V_{DD} = 5$ V. These numbers are typical and are generated at an analog input voltage of 0 V with the part used in either buffered or unbuffered mode. Table II meanwhile shows the output peak-to-peak noise for the selectable notch and -3 dB frequencies for the part. It is in portant to note that these numbers represent the resolution for which there will be no code flicker. They are not calculated based on ims noise but on peak-to-peak noise. The numbers given are for bipolar input ranges with a V_{REF} of +2.5 V and for either buffered or unbuffered mode. These numbers are typical and are rounded to the nearest LSB. The numbers apply for the C LK D IV bit of the C lock Register set to 0.

 $T_{\!\!\!/}$ able I. Output RMS Noise vs. Gain and Output Update Rate @ 5 V

Filter First					_	Noise in uV			
Notch and O		Gain of	Gain of	Gain of	Gain of				
Data Rate	Frequency	1	2	4	8	16	32	64	128
MCLKIN =	2.4576 MHz								
10 H z	2.62 H z	1 .7	1	0.7	0.46	0.45	0.4	0.4	0.4
50 H z	13.1 H z	4.1	2.1	1.2	0.75	0.7	0.66	0.63	0.6
60 H z	15.72 H z	5.1	2.5	1.4	8.0	0.75	0.7	0.67	0.62
250 H z	65.5 H z	110	49	31	17	8	3.6	2.3	1.7
500 H z	131 H z	550	285	145	70	41	22	9.1	4.7
MCLKIN =	1 MHz								
4.05 H z	1.06 H z	1 .7	1	0 .7	0.46	0.45	0.4	0.4	0.4
20 H z	5.24 H z	4.1	2.1	1.2	0.75	0.7	0.66	0.63	0.6
25 H z	6.55 H z	5.1	2.5	1 .4	8.0	0.75	0.7	0.67	0.62
100 H z	26.2 H z	110	49	31	17	8	3.6	2.3	1.7
200 H z	52.4 H z	550	285	145	70	41	22	9.1	4 .7

Table II. Peak-to-Peak Resolution vs. Gain and Output Update Rate @ 5 V

Filter First		Typical Peak-to-Peak Resolution Bits							
Notch and O/P -3 dB		Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of
Data Rate	Frequency	1	2	4	8	16	32	64	128
MCLK IN = 2	2.4576 MHz								
10 H z	2.62 H z	16	16	16	16	16	16	15	14
50 H z	13.1 H z	16	16	16	16	16	16	15	14
60 H z	15.72 H z	16	16	16	16	15	14	14	13
250 H z	65.5 H z	13	13	13	13	13	13	12	12
500 H z	131 H z	10	10	10	10	10	10	10	10
MCLKIN =	1 MHz								
4.05 H z	1.06 H z	16	16	16	16	16	16	15	14
20 H z	5.24 H z	16	16	16	16	16	16	15	14
25 H z	6.55 H z	16	16	16	16	15	14	14	13
100 H z	26.2 H z	13	13	13	13	13	13	12	12
200 H z	52.4 H z	10	10	10	10	10	10	10	10

OUTPUT NOISE (3 V OPERATION)

Table III shows the AD 7707 output m snoise for the selectable notch and -3 dB frequencies for the part, as selected by FS0 and FS1 of the C lock Register. The numbers given are for the bipolar input ranges with a $V_{\rm REF}$ of +1.225 V and a $V_{\rm DD}=3$ V. These numbers are typical and are generated at an analog input voltage of 0 V with the part used in either buffered or unbuffered mode. Table II meanwhile shows the output peak-to-peak noise for the selectable notch and -3 dB frequencies for the part. It is important to note that these numbers represent the resolution for which there will be no code flicker. They are not calculated based on important to peak-to-peak noise. The numbers given are for bipolar input ranges with a $V_{\rm REF}$ of +1.225 V and for either buffered or unbuffered mode. These numbers are typical and are rounded to the nearest LSB. The numbers apply for the CLK DIV bit of the Clock Register set to 0.

Table III. Output RMS Noise vs. Gain and Output Update Rate @ 3 V

Filter First		Typical Output RMS Noise in uV							
Notch and O/P -3 dB		Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of
Data Rate	Frequency	1	2	4	8	16	32	64	128
MCLK IN = 2	2.4576 MHz								
10 H z	2.62 H z	1.68	1.33	0.73	0.5	0.49	0.49	0.48	0.47
50 H z	13.1 H z	3.8	2.4	1.5	1.3	1.1	1.0	0.9	0.9
60 H z	15.72 H z	5.1	2.9	1.7	1.5	1.2	1.0	0.9	0.9
250 H z	65.5 H z	50	25	14	9.9	5.1	2.6	2.3	2.0
500 H z	131 H z	270	135	65	41	22	9.7	5.1	3.3
MCLK IN =	1 MHz								
4.05 H z	1.06 H z	1.68	1.33	0.73	0.5	0.49	0.49	0.48	0.47
20 H z	5.24 H z	3.8	2.4	1.5	1.3	1.1	1.0	0.9	0.9
25 H z	6.55 H z	5.1	2.9	1.7	1.5	1.2	1.0	0.9	0.9
100 H z	26.2 H z	50	25	14	9.9	5.1	2.6	2.3	2.0
200 H z	52.4 H z	270	135	65	41	22	9.7	5.1	3.3

Table IV. Peak-to-Peak Resolution vs. Gain and Output Update Rate @ 3 V

Filter First				Typic	al Peak-to-l	Peak Resolu	tion in Bits						
Notch and O	/P -3 dB	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of	Gain of				
Data Rate	Frequency	1	2	4	8	16	32	64	128				
MCLK IN = 2	2.4576 MHz												
10 H z	2.62 H z	16	16	15	15	14	13	13	12				
50 H z	13.1 H z	16	16	15	15	14	13	13	12				
60 H z	15.72 H z	16	16	15	14	14	13	13	12				
250 H z	65.5 H z	13	13	13	13	12	12	11	11				
500 H z	131 H z	10	10	10	10	10	10	10	10				
MCLK IN =	1 MHz												
4.05 H z	1.06 H z	16	16	15	15	14	13	13	12				
20 H z	5.24 H z	16	16	15	15	14	13	13	12				
25 H z	6.55 H z	16	16	15	14	14	13	13	12				
100 H z	26.2 H z	13	13	13	13	12	12	11	11				
200 H z	52.4 H z	10	10	10	10	10	10	10	10				




Figure 2. Typical Noise Plot @ Gain = 128 with 50 Hz Update Rate




Figure 3. Typical I_{DD} vs. MCLKIN Frequency @ 3 V




Figure 4. Typical I_{DD} vs. Gain and Clock Frequency @ 3 V




Figure 5. Histogram of Data in Figure 2




Figure 6. Typical I_{DD} vs. MCLKIN Frequency @ 5 V




Figure 7. Typical I_{DD} vs. Gain and Clock Frequency @ 5 V




Figure 8. Typical Crystal Oscillator Power-Up Time




Figure 9. Standby Current vs. Temperature

ON-CHIP REGISTERS

The AD 7707 contains eight on-chip registers which can be accessed via the serial port of the part. The first of these is a C omm unications Register that controls the channel selection, decides whether the next operation is a read or write operation and also decides which register the next read or write operation accesses. All comm unications to the part must start with a write operation to the C omm unications Register. After power-on or RESET, the device expects a write to its C omm unications Register. The data written to this register determines whether the next operation to the part is a read or a write operation and also determines to which register this read or write operation occurs. Therefore, write access to any of the other registers on the part starts with a write operation to the C omm unications Register followed by a write to the selected register. A read operation from any other register on the part (including the C omm unications Register itself and the output data register) starts with a write operation to the C omm unications Register followed by a read operation from the selected register. The C omm unications Register also controls the standby mode and channel selection and the DRDY status is also available by reading from the C omm unications Register. The second register is a Setup Register that determines calibration mode, gain setting, bipolar/unipolar operation and buffered mode. The third register is labelled the C lock Register and contains the filter selection bits and clock controlbits. The fourth register is the D at a Register from which the output data from the part is accessed. The final registers are the calibration registers which store channel calibration data. The registers are discussed in more detail in the following sections.

Communications Register (RS2, RS1, RS0 = 0, 0, 0)

The C om munications Register is an 8-bit register from which data can either be read or to which data can be written .A ll com munications to the part must start with a write operation to the C om munications Register. The data written to the C om munications Register determines whether the next operation is a read or write operation and to which register this operation takes place. Once the subsequent read or write operation to the selected register is complete, the interface returns to where it expects a write operation to the C om munications Register. This is the default state of the interface, and on power-up or after a RESET, the AD 7707 is in this default state waiting for a write operation to the C om munications Register. In situations where the interface sequence is lost, if a write operation of sufficient duration (containing at least 32 serial clock cycles) takes place with D IN high, the AD 7707 returns to this default state. Table V outlines the bit designations for the C om munications Register.

Table V. Communications Register

0/D R D Y (0) RS2 (0) RS1 (0) RS0 (0) R/W (0) STBY (0)	CH1 (0) CH0 (0)
--	-----------------

0/DRDY

For a write operation, a "0" must be written to this bit so that the write operation to the C om munications Register actually takes place. If a "1" is written to this bit, the part will not clock on to subsequent bits in the register. It will stay at this bit location until a "0" is written to this bit. Once a "0" is written to this bit, the next seven bits will be loaded to the C om munications Register. For a read operation, this bit provides the status of the DRDY flag from the part. The status of this bit is the same as the DRDY output pin.

RS2-RS0

Register Selection B its. These three bits select to which one of eight on-chip registers the next read or write operation takes place, as shown in Table VI, along with the register size. When the read or write operation to the selected register is complete, the part returns to where it is waiting for a write operation to the Communications Register. It does not remain in a state where it will continue to access the register.

Table VI. Register Selection

RS2	RS1	RS0	Register	Register Size
0	0	0	C om m unicationsRegister	8 Bits
0	0	1	Setup Register	8 Bits
0	1	0	C lock Register	8 Bits
0	1	1	D ata Register	16 Bits
1	0	0	T est Register	8 Bits
1	0	1	N o O peration	
1	1	0	0 ffset Register	24 Bits
1	1	1	G a.in Register	24 Bits

RW

Read Write Select. This bit selects whether the next operation is a read or write operation to the selected register. A "0" indicates a write cycle for the next operation to the appropriate register, while a "1" indicates a read operation from the appropriate register.

STBY

Standby.W riting a "1" to this bit puts the part into its standby or power-down mode. In this mode, the part consumes only 8μ A of power supply current. The part retains its calibration coefficients and control word information when in STANDBY.W riting a "0" to this bit places the part in its normal operating mode.

CH1-CH0

C hannel Select. These two bits select a channel for conversion or for access to the calibration coefficients as outlined in Table V II. Three pairs of calibration registers on the part are used to store the calibration coefficients following a calibration on a channel. They are shown in Tables V II for the AD 7707 to indicate which channel combinations have independent calibration coefficients. With C H 1 at Logic 1 and C H 0 at a Logic 0, the part looks at the LOCOM input internally shorted to itself. This can be used as a test method to evaluate the noise performance of the part with no external noise sources. In this mode, the LOCOM input should be connected to an external voltage within the allowable common-mode range for the part.

Table VII. Channel Selection for AD7707

CH1	СН0	AIN	Reference	Calibration Register Pair
0	0	AIN 1	LOCOM	Register Pair 0
0	1	A IN 2	LOCOM	Register Pair 1
1	0	LOCOM	LOCOM	Register Pair O
1	1	A IN 3	HICOM	Register Pair 2

Setup Register (RS2, RS1, RS0 = 0, 0, 1); Power-On/Reset Status: 01 Hex

The Setup Register is an eight bit register from which data can either be read or to which data can be written. Table IX outlines the bit designations for the Setup Register.

Table IX. Setup Register

M D 1 (0) M D 0 (0) G2 (0) G1 (0)	G0 (0)	в/ U (0)	BUF (0)	FSYNC (1)	
-----------------------------------	--------	-----------------	---------	-----------	--

MD1	MD0	Operating Mode
0	0	N orm alM ode: this is the norm alm ode of operation of the device w hereby the device is perform ing norm alconversions.
0	1	Self-C alibration: this activates self-calibration on the channel selected by C H 1 and C H 0 of the C om munications Register. This is a one-step calibration sequence and when complete the part returns to N om alM ode with M D 1 and M D 0 returning to 0,0. The DRDY output or bit goes high when calibration is initiated and returns low when this self-calibration is complete and a new valid word is available in the data register. The zero-scale calibration is performed at the selected gain on internally shorted (zeroed) inputs and the full-scale calibration is performed at the selected gain on an internally-generated $V_{\rm REF}$ selected G ain .
1	0	Zero-Scale System Calibration: this activates zero scale system calibration on the channel selected by CH1 and CH0 of the Communications Register. Calibration is performed at the selected gain on the input voltage provided at the analog input during this calibration sequence. This input voltage should

rem ain stable for the duration of the calibration. The DRDY output or bit goes high when calibration

is initiated and returns low when this zero-scale calibration is complete and a new valid word is available in the data register. At the end of the calibration, the part returns to N orm alM ode with M D 1 and M D 0 returning to 0,0.

1 1

Full-scale System C alibration: this activates full-scale system calibration on the selected input channel. C alibration is performed at the selected gain on the input voltage provided at the analog input during this calibration sequence. This input voltage should remain stable for the duration of the calibration. Once again, the DRDY output or bit goes high when calibration is initiated and returns low when this full-scale calibration is complete and a new valid word is available in the data register. At the end of the calibration, the part returns to Normal Mode with MD1 and MD0 returning to 0,0.

G 2-G 0 G ain Selection Bits. These bits select the gain setting for the on-chip PGA as outlined in Table X.

Table X. Gain Selection

G2	G1	G0	Gain Setting
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

 \mathbf{B} /U

Bipolar/UnipolarOperation. A "0" in this bit selects BipolarOperation. A "1" in this bit selects UnipolarOperation

BUF

Buffer Control. With this bit at "0," the on-chip buffer on the analog input is shorted out. With the buffer shorted out, the current flowing in the $V_{D\,D}$ line is reduced. When this bit is high, the on-chip buffer is in series with the analog input allowing the input to handle higher source in pedances.

FSYNC

Filter Synchronization. When this bit is high, the nodes of the digital filter, the filter control logic and the calibration control logic are held in a reset state and the analog modulator is also held in its reset state. When this bit goes low, the modulator and filter start to process data and a valid word is available in $3 \times 1/(0)$ (output update rate), i.e., the settling time of the filter. This FSYNC bit does not affect the digital interface and does not reset the DRDY output if it is low.

Clock Register (RS2, RS1, RS0 = 0, 1, 0); Power-On/Reset Status: 05 Hex

The Clock Register is an 8-bit register from which data can either be read or to which data can be written. Table XI outlines the bit designations for the Clock Register.

Table XI. Clock Register

Zero(0)	Zero(0)	CLKDIS(0)	CLKDIV(0)	CLK(1)	FS2(0)	FS1(0)	FS0(1)
ZERO		MUST bewritten tunspecified operation		sure correct op	eration of the A	D 7707.Failure	to do so
C LK D IS	OUT pin.W using the MC as a power so continues to crystaloscill	kDisableBit.ALoghen disabled, the MCLKOUT as a clockaving feature.When have internal clockator or ceramic resono conversions take	CLK OUT pin is course for other using an externa sand will convert nator across the M	s forced low .T. devices in the lm aster clock tnorm ally w ith CLK IN and	his feature allow system oroftur on the M C LK the C LK D IS b M C LK O U T p:	s the user the fl ning off the MC IN pin, the AC it active.When	exibility of CLK OUT 07707 using a
CLKDIV	by two before operate with ate with the s	er Bit. With this bit a e being used interna a 4.9152 MHz cryst specified 2.4576 MH frequency used inte	lly by the AD 770 albetween MCL z.With thisbita	7.Forexam place of tallogic 0, the	e, when this bit i	is set to 1, the u itemally the par	ærcan twilloper

AD7707

CLK

C lock Bit. This bit should be set in accordance with the operating frequency of the AD 7705/AD 7706. If the device has a master clock frequency of $2.4576 \,\mathrm{M}$ Hz (CLKD IV = 0) or $4.9152 \,\mathrm{M}$ Hz (CLKD IV = 1), then this bit should be set to a "1." If the device has a m aster clock frequency of 1 M H z (C LKD IV = 0) or 2 M H z (C LKD IV = 1), this bit should be set to a "0." This bit sets up the appropriate scaling currents for a given operating frequency and also chooses (along with FS1 and FS0) the output update rate for the device. If this bit is not set correctly for the master clock frequency of the device, then the AD 7705/AD 7706 m ay not operate to specification.

FS2, FS1, FS0 Filter Selection Bits. Along with the CLK bit, FS2, FS1 and FS0 determine the output update rate, filter first notch and -3 dB frequency as outlined in Table X II. The on-chip digital filter provides a sinc³ (or Sinx/x3) filter response. Placing the first notch at 10 Hz places notches at both 50 and 60 Hz giving better than 150dB rejection at these frequencies. In association with the gain selection the filter cutoffalso determ ines the output noise of the device. Changing the filter notch frequency, as well as the selected gain, im pacts resolution. Tables I to IV show the effect of filter notch frequency and gain on the output noise and effective resolution of the part. The output data rate (or effective conversion time) for the device is equal to the frequency selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz, a new word is available at a 50 Hz output rate or every 20 ms. If the first notch is at 500 Hz, a new word is available every 2 m s. A calibration should be initiated when any of these bits are changed.

> The settling time of the filter to a full-scale step input is worst case 4 x 1/(output data rate). For example, with the filter first notch at 50 Hz, the settling time of the filter to a full-scale step input is 80 msmax. If the first notch is at 500 H z, the settling tim e is 8 m s m ax. This settling tim e can be reduced to $3 \approx 1/(\text{output}$ data rate) by synchronizing the step input change to a reset of the digital filter. In other words, if the step input takes place with the FSYNC bit high, the settling-time will be $3 \times 1/(\text{output}$ data rate) from when the FSYNC bit returns low.

> The -3 dB frequency is determined by the program med first notch frequency according to the relationship: filter-3 dB frequency = 0.262 x filter first notch frequency

Table XII.	Output	Update	Rates
------------	--------	--------	-------

CLK*	FS2	FS1	FS0	Output Update Rate	-3 dB Filter Cutoff
0	0	0	0	20 H z	5.24 H z
0	0	0	1	25 H z	6.55 H z
0	0	1	0	100 H z	26.2 H z
0	0	1	1	200 H z	52.4 H z
1	0	0	0	50 H z	13.1 H z
1	0	0	1	60 H z	15.7 H z
1	0	1	0	250 H z	65.5 H z
1	0	1	1	500 H z	131 H z
0	1	0	0	4.054Hz	1.06 H z
0	1	0	1	4.23 H z	1.11 H z
0	1	1	0	4.84 H z	1.27 H z
0	1	1	1	4.96 H z	1.3 H z
1	1	0	0	10 H z	2.62 H z
1	1	0	1	10.34 H z	2.71 H z
1	1	1	0	11.90 H z	3.13 H z
1	1	1	1	12.2 H z	3.2 H z

*Assum es connect clock frequency on MCLK IN pin with CLKD IV bit set appropriately.

Data Register (RS2, RS1, RS0 = 0, 1, 1)

The Data Register on the part is a 16-bit read-only register that contains the most up-to-date conversion result from the AD 7707. If the Communications Register sets up the part for a write operation to this register, a write operation must actually take place to return the part to where it is expecting a write operation to the C om munications Register. However, the 16 bits of data written to the part will be ignored by the AD 7707.

Test Register (RS2, RS1, RS0 = 1, 0, 0); Power-On/Reset Status: 00 Hex

The part contains a Test Register that is used when testing the device. The user is advised not to change the status of any of the bits in this register from the default (Power-on or RESET) status of all 0s as the part will be placed in one of its test modes and will not operate correctly.

Zero-Scale Calibration Register (RS2, RS1, RS0 = 1, 1, 0); Power-On/Reset Status: 1F4000 Hex

The AD 7707 contains independent sets of zero-scale registers, one for each of the input channels. Each of these registers is a 24-bit read write register; 24 bits of data must be written otherwise no data will be transferred to the register. This register is used in conjunction with its associated full-scale register to form a register pair. These register pairs are associated with input channel pairs as outlined in Table VII. While the part is set up to allow access to these registers over the digital interface, the part itself no longer has access to the register coefficients to correctly scale the output data. As a result, there is a possibility that after accessing the calibration registers (either read or write operation) the first output data read from the part may contain incorrect data. In addition, a write to the calibration register should not be attempted while a calibration is in progress. These eventualities can be avoided by taking the FSYNC bit in the mode register high before the calibration register operation and taking it low after the operation is complete.

Full-Scale Calibration Register (RS2, RS1, RS0 = 1, 1, 1); Power-On/Reset Status: 5761AB Hex

The AD 7707 contains independent sets of full-scale registers, one for each of the input channels. Each of these registers is a 24-bit read/w rite register; 24 bits of data must be written otherw ise no data will be transferred to the register. This register is used in conjunction with its associated zero-scale register to form a register pair. These register pairs are associated with input channel pairs as outlined in Table VII. While the part is set up to allow access to these registers over the digital interface, the part itself no longer has access to the register coefficients to correctly scale the output data. As a result, there is a possibility that after accessing the calibration registers (either read or write operation) the first output data read from the part may contain incorrect data. In addition, a write to the calibration register should not be attempted while a calibration register operation and taking it low after the operation is complete.

CALIBRATION SEQUENCES

The AD 7707 contains a number of calibration options as previously outlined. Table X III sum marizes the calibration types, the operations involved and the duration of the operations. There are two methods of determining the end of calibration. The first is to monitor when DRDY returns low at the end of the sequence. DRDY not only indicates when the sequence is complete, but also that the part has a valid new sample in its data register. This valid new sample is the result of a normal conversion which follows the calibration sequence. The second method of determining when calibration is complete is to monitor the MD 1 and MD 0 bits of the Setup Register. When these bits return to 0 (0 following a calibration command), it indicates that the calibration sequence is complete. This method does not give any indication of there being a valid new result in the data register. However, it gives an earlier indication than DRDY that calibration is complete. The duration to when the Mode Bits (MD1 and MD0) return to 0 (0 represents the duration of the calibration carried out). The sequence to when DRDY goes low also includes a normal conversion and a pipeline delay, t_p , to correctly scale the results of this first conversion. t_p will never exceed 2000 x $t_{p,t,K,TM}$. The time for both methods is given in the table.

Table XIII. Calibration Sequences

Calibration Type	MD1, MD0	Calibration Sequence	Duration to Mode Bits	Duration to DRDY
Self-C alibration	0,1	Internal ZSCal@Selected Gain +	6 x 1/0 utput R ate	9 x 1/0 utput R ate + tp
		InternalFSCal@SelectedGain		
ZS System Calibration	1,0	ZSCalonAIN @ SelectedGain	3 x 1/0 utput Rate	4 x 1 ∕0 utput R ate + t₂
FS System Calibration	1,1	FSCalonAIN @ Selected Gain	3 x 1/0 utputRate	4 x 1 / 0 utput Rate + tp

CIRCUIT DESCRIPTION

The AD 7707 is a sigm a-delta A/D converter with on-chip digital filtering, intended for the measurement of wide dynamic range, low frequency signals such as those in industrial control or process control applications. It contains a sigm a-delta (or charge-balancing) ADC, a calibration microcontroller with on-chip static RAM, a clock oscillator, a digital filter and a bi-directional serial communications port. The part consumes only 320 μ A of power supply current, making it ideal for battery-powered or loop-powered instruments. On-board thin-film resistors allow $\pm 10 \rm V, \pm 5 \rm V$ and 0 to 5V high level input signals to be directly accommodated on the analog inputs without requiring split supplies on dc-dc converters. This part operates with a supply voltage of 2.7 V to 3.3 V or 4.75 V to 5.25 V.

The AD 7707 contains two low level (A IN 1& A IN 2) program m able-gain pseudo differential analog input channels and one high level (A IN 3) input channels. The selectable gains on these inputs are 1, 2, 4, 8, 16, 32, 64 and 128 allowing the part to accept unipolar signals of between 0 m V to +20m V and 0 V to +2.5V, or bipolar signals in the range from ± 20 m V to ± 2.5 V when the reference input voltage equals +2.5V on the low level input channels. W ith a reference voltage of +1.225V, the input ranges are from 0 m V to +10m V to 0 V to +1.225V in unipolarmode, and from ± 10 m V to ± 1.225 V in bipolarmode on the low level input channels. The high level input channel can accept signals as large as ± 10 V on its analog input. N ote that the signal ranges are with respect to the LOCOM input on the low

Level input channels, and with respect to H IC OM on the high level input channel, and not with respect to AGND or DGND.

The input signal to the analog input is continuously sam pled at a rate determ ined by the frequency of the master clock, MCLK IN, and the selected gain. A chargebalancing A D converter (Sigm a-Delta M odulator) converts the sam pled signal into a digital pulse train whose duty cycle contains the digital information. The program mable gain function on the analog input is also incorporated in this sigm a-deltam odulatorwith the input sam pling frequency being modified to give the higher gains. A sinc³ digital low pass filter processes the output of the sigm a-delta modulator and updates the output register at a rate determ ined by the first notch frequency of this filter. The output data can be read from the serial port random ly or periodically at any rate up to the output register update rate. The first notch of this digital filter (and hence its -3 dB frequency) can be program m ed via the Setup Register bits FSO and FS1. With am aster clock frequency of 2.4576M Hz, the program mable range for this first notch frequency is from 10Hz to 500Hz, giving a program mable range for the -3 dB frequency of 2.62Hz to 131 Hz.With a master clock frequency of 1M Hz, the program mable range for this first notch frequency is from 4H z to 200H z, giving a program m able range for the -3 dB frequency of 1.06 H z to 52.4 H z.




Figure 10. AD7707 Basic Connection Diagram for 5V Operation.

The basic connection diagram for the AD 7707 is shown in Figure 10. This shows the AD 7707 being driven from the analog +5V supply. An AD 780 or REF192, precision +2.5 V reference, provides the reference source for the part. On the digital side, the part is configured for three-wire operation with CS tied to DGND. A quartz crystalor ceram ic resonator provide the master clock source for the part. In most cases, it will be necessary to connect capacitors on the crystalor resonator to ensure that it does not oscillate at overtones of its fundamental operating frequency. The values of capacitors will vary, depending on the manufacturer's. A similar circuit is applicable for operation with 3V supplies, in this case a 1.225V reference (AD 1580) should be used for specified performance.

ANALOG INPUT Analog Input Ranges

The AD 7707 contains two low level pseudo differential analog input channels A IN 1 and A IN 2. These input pairs provide program mable-gain, differential input channels that can handle either unipolar or bipolar input signals. It should be noted that the bipolar input signals are referenced to the LOCOM input. The AD 7707 also has a high level analog input channel A IN 3 which is referenced to HICOM.

In unbuffered m ode, the com m on-m ode range of the low level input channels is from AGND to AV $_{\rm D\,D}$, provided that the absolute value of the analog input voltage lies between AGND -30mV and $V_{\rm DD}+30$ mV. This means that in unbuffered mode the part can handle both unipolar and bipolar input ranges for all gains. A bsolute voltages of AGND - 200 m V can be accomm odated on the analog inputs at 25°C without degradation in perform ance, but leakage current increases appreciably with increasing tem perature. In buffered mode, the analog inputs can handle m uch larger source in pedances, but the absolute input voltage range is restricted to between AGND + 50mV to $AV_{\rm DD}$ - 1.5V which also places restrictions on the com m on-m ode range. This means that in buffered mode there are som e restrictions on the allow able gains for bipolar input ranges. C are must be taken in setting up the com m on-m ode voltage and input voltage range so that the above lim its are not exceeded, otherwise there will be a degradation in linearity perform ance.

In unbuffered mode, the analog inputs look directly into the 7 pF input sam pling capacitor, C $_{\text{SAM P}}$. The dc input leakage current in this unbuffered mode is 1 nA maxim um. As a result, the analog inputs see a dynam ic load that is switched at the input sam ple rate (see Figure 11). This sam ple rate depends on master clock frequency and selected gain. C $_{\text{SAM P}}$ is charged to the selected A IN and discharged to LOCOM every input sam ple cycle. The effective on-resistance of the switch, R_{SW} , is typically $7~\text{k}\Omega$.

 $C_{SAM\ P}$ m ust be charged through R_{SW} and through any external source im pedances every input sample cycle. Therefore, in unbuffered mode, source in pedances mean a longer charge time for $C_{SAM\ P}$ and this may result in gain errors on

the part. Table X IV shows the allowable external resistance/capacitance values, for unbuffered mode, such that no gain error to the 16-bit level is introduced on the part. Note that these capacitances are total capacitances on the analog input, external capacitance plus 10 pF capacitance from the pins and lead from e of the device.




Figure 11. Unbuffered Analog Input Structure

Table XIV. External R, C Combination for No 16-Bit Gain Error (Unbuffered Mode Only)

	External Capacitance (pF)						
Gain	0	50	100	500	1000	5000	
1	368 k Ω	90.6 k Ω	54.2 k Ω	14.6 k Ω	8.2 k Ω	2.2 k Ω	
2	$177.2~\mathrm{k}\Omega$	44.2 k Ω	26.4 k Ω	$7.2~\mathrm{k}\Omega$	4 k Ω	1.12 kΩ	
4	82.8 k Ω	21.2 k Ω	12.6 k Ω	3.4 k Ω	1.94 k Ω	540 Ω	
8-128	35.2 k Ω	9.6 k Ω	5.8 k Ω	$1.58~\mathbf{\Omega}$	880 Ω	240 Ω	

In buffered m ode, the analog inputs look into the high-im pedance inputs stage of the on-chip buffer am plifier. C $_{\rm SAM\ P}$ is charged via this buffer am plifier such that source im pedances do not affect the charging of C $_{\rm SAM\ P}$. This buffer am plifier has an offset leakage current of 1 nA . In this buffered mode, large source im pedances result in a sm alldc offset voltage developed across the source im pedance, but not in a gain error.

Input Sample Rate

The modulator sam ple frequency for the AD 7707 remains at $f_{\text{CLK}\,\text{IN}}/128$ (19.2 kH z@ $f_{\text{CLK}\,\text{IN}}=2.4576\,\text{M}$ H z) regardless of the selected gain . However, gains greater than 1 are achieved by a combination of multiple input sam ples per modulator cycle and a scaling of the ratio of reference capacitor to input capacitor. As a result of the multiple sampling, the input sample rate of the device varies with the selected gain (see Table XV). In buffered mode, the input is buffered before the input sampling capacitor. In unbuffered mode, where the analog input looks directly into the sampling capacitor, the effective input in pedance is $1\mathcal{L}_{\text{SAM}\,\text{P}}$. f_{G} where C $_{\text{SAM}\,\text{P}}$ is the input sampling capacitance and f_{G} is the input sample rate .

Table XV. Input Sampling Frequency vs. Gain

Gain	Input Sampling Frequency (f _S)
1	$f_{\text{CLK IN}}$ /64 (38.4 kH z @ $f_{\text{CLK IN}}$ = 2.4576 M H z)
2	$2 \times f_{CLKD} / 64$ (76.8 kH z@ $f_{CLKD} = 2.4576 M H z$)
4	$4 \times f_{CLKN} / 64 $ (76.8 kH z @ $f_{CLKN} = 2.4576 M H z$)
8-128	$8 \times f_{C LK IN} / 64$ (307.2 kH z@ $f_{C LK IN} = 2.4576 M H z$)

POWER SUPPLIES

The AD 7707 operates with a $\rm V_{DD}$ power supply between 2.7 V and 5.25 V.W hile the latch-up perform ance of the AD 7707 is good, it is in portant that power is applied to the AD 7707 before signals at REF IN , A IN or the logic input pins in order to avoid excessive currents. If this is not possible, the current that flows in any of these pins should be limited. If separate supplies are used for the AD 7707 and the system digital circuitry, the AD 7707 should be powered up first. If it is not possible to guarantee this, current limiting resistors should be placed in series with the logic inputs to again \lim it the current. Latch-up current is greater than 100 m A .




Figure . IDD vs. Supply Voltage

Supply Current

The current consumption on the AD 7707 is specified for supplies in the range +2.7 V to +3.3 V and in the range +4.75 V to +5.25 V. The part operates over a +2.7 V to +5.25 V supply range and the $I_{D\,D}$ for the part varies as the supply voltage varies over this range. There is an internal current boost bit on the AD 7707 that is set internally in accordance with the operating conditions. This affects the current drawn by the analog circuitry within these devices. Minimum power consumption is achieved when the AD 7707 is operated with an $f_{\text{CLK}\,\text{IN}}$ of 1 M H zor at gains of 1 to 4 w ith $f_{\text{CLK IN}} = 2.4575 \,\text{M}$ H z as the internal boost bit is off reducing the analog current consum ption. Figure 15 shows the variation of the typical I_{DD} with V_{DD} voltage for both a 1 M H z crystal oscillator and a 2.4576 M H z crystal oscillator at +25°C. The AD 7707 is operated in unbuffered m ode. The relationship shows that the $\mathbf{I}_{\!\scriptscriptstyle D\,D}$ is m in in ized by operating the part with lower $V_{D\,D}$ voltages. $I_{D\,D}$ on the AD 7707 is also m in in ized by using an external master clock or by optim izing external components when using the on-chip oscillator circuit. Figures 3, 4, 6 and 7 show variations in I_{DD} with gain, V_{DD} and clock frequency using an external clock.

Grounding and Layout

Since the analog inputs and reference input are differential, most of the voltages in the analog modulator are common—mode voltages. The excellent common—mode rejection of the part will remove common—mode noise on these inputs. The digital filter will provide rejection of broadband noise on the power supplies, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog and reference inputs provided those noise sources do not saturate the analog modulator. As a result, the AD 7707 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD 7707 is so high, and the noise levels from the AD 7707 so low, care must be taken with regard to grounding and layout.

The printed circuit board that houses the AD 7707 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes which can be separated easily. A m inimum etch technique is generally best for ground planes as it gives the best shielding. D igital and analog ground planes should only be joined in one place to avoid ground loops. If the AD 7707 is in a system where multiple devices require AG ND—to-DGND connections, the connection should be made at one point only, a star ground point which should be established as close as possible to the AD 7707 GND.

A void running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD 7707 to avoid noise coupling. The power supply lines to the AD 7707 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other sections of the board and clock signals should never be run near the analog inputs. A void crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best, but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes while signals are placed on the solder side.

G ood decoupling is in portant when using high resolution ADCs. Allanalog supplies should be decoupled with 10 μF tantalum in parallel with 0.1 μF ceram ic capacitors to GND. To achieve the best from these decoupling components, they have to be placed as close as possible to the device, ideally right up against the device. All logic chips should be decoupled with 0.1 μF disc ceram ic capacitors to DGND.

DIGITAL INTERFACE

As previously outlined, the AD 7707's program mable functions are controlled using a set of on-chip registers. Data is written to these registers via the part's serial interface and read access to the on-chip registers is also provided by this interface. All communications to the part must start with a write operation to the Communications Register. After power-on or RESET, the device expects a write to its Communications Register. The data written to this register determines whether the next opera-

tion to the part is a read or a write operation and also determ ines to which register this read or write operation occurs. Therefore, write access to any of the other registers on the part starts with a write operation to the Communications Register followed by a write to the selected register. A read operation from any other register on the part (including the output data register) starts with a write operation to the Communications Register followed by a read operation from the selected register.

The AD 7707's serial interface consists of five signals, CS, SCLK, DIN, DOUT and DRDY. The DIN line is used for transferring data into the on-chip registers while the DOUT line is used for accessing data from the on-chip registers. SCLK is the serial clock input for the device and all data transfers (either on D IN or D O U T) take place with respect to this SCLK signal. The DRDY line is used as a status signal to indicate when data is ready to be read from the AD 7707's data register. DRDY goes low when a new data word is available in the output register. It is reset high when a read operation from the data register is complete. It also goes high prior to the updating of the output register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated. CS is used to select the device. It can be used to decode the AD 7707 in system swhere a number of parts are connected to the serial bus.

Figures 16 and 17 show tin ing diagrams for interfacing to the AD 7707 with CS used to decode the part. Figure 16 is for a read operation from the AD 7707's output shift register while Figure 17 shows a write operation to the input shift register. It is possible to read the same data twice from the output register even though the DRDY line returns high after the first read operation. Care must be taken, however, to ensure that the read operations have been completed before the next output update is about to take place.

The AD 7707 serial interface can operate in three-wire mode by tying the CS input low. In this case, the SC LK , D IN and D O U T lines are used to communicate with the AD 7707 and the status of DRDY can be obtained by interrogating the M SB of the C ommunications Register. This scheme is suitable for interfacing to microcontrollers. If CS is required as a decoding signal, it can be generated from a port bit. For microcontroller interfaces, it is recommended that the SC LK idles high between data transfers.

The AD 7707 can also be operated with CS used as a fram esynchronization signal. This scheme is suitable for DSP interfaces. In this case, the first bit (MSB) is effectively clocked out by CS since CS would normally occur after the falling edge of SCLK in DSPs. The SCLK can continue to run between data transfers provided the timing numbers are obeyed.

The serial interface can be reset by exercising the RESET input on the part. It can also be reset by writing a series of 1s on the D IN input. If a Logic 1 is written to the AD 7707 D IN line for at least 32 serial clock cycles the serial interface is reset. This ensures that in three-wire systems, if the interface gets lost either via a software error or by some glitch in the system, it can be reset back to a known state. This state returns the interface to where the AD 7707 is expecting a write operation to its C ommunications Register. This operation in itself does not reset the contents of any registers but since the interface was lost, the

in form ation written to any of the registers is unknown and it is advisable to set up all registers again.

Som e m icroprocessor or m icrocontroller serial interfaces have a single serial data line. In this case, it is possible to connect the AD 7707's DATA OUT and DATA IN lines together and connect them to the single data line of the processor. A 10 k Ω pull-up resistor should be used on this single data line. In this case, if the interface gets lost, because the read and write operations share the same line the procedure to reset it back to a known state is som ewhat different than previously described. It requires a read operation of 24 serial clocks followed by a write operation where a Logic 1 is written for at least 32 serial clock cycles to ensure that the serial interface is back into a known state.

MICROCOMPUTER/MICROPROCESSORINTERFAC-

The AD 7707's flexible serial interface allows for easy interface to most microcom puters and microprocessors. The flow chart of Figure 10 outlines the sequence that should be followed when interfacing a microcontroller or microprocessor to the AD 7707. The serial interface on the AD 7707 is capable of operating from just three wires and is compatible with SPI interface protocols. The three-wire operation makes the part ideal for isolated systems where minimizing the number of interface lines minimizes the number of opto-isolators required in the system. The serial clock input is a Schmitt triggered input to accommodate slowedges from opto-couplers. The rise and fall times of other digital inputs to the AD 7707 should be no longer than 1 μ s.

M ost of the registers on the AD 7707 are 8-bit registers, which facilitates easy interfacing to the 8-bit serial ports of microcontrollers. The D ata Register on the AD 7707 is 16 bits, and the offset and gain registers are 24-bit registers but data transfers to these registers can consist of multiple 8-bit transfers to the serial port of the microcontroller. D SP processors and microprocessors generally transfer 16 bits of data in a serial data operation. Some of these processors, such as the AD SP-2105, have the facility to program the amount of cycles in a serial transfer. This allows the user to tailor the number of bits in any transfer to match the register length of the required register in the AD 7707.

Even though some of the registers on the AD 7707 are only eight bits in length, communicating with two of these registers in successive write operations can be handled as a single 16-bit data transfer if required. For example, if the Setup Register is to be updated, the processorm ust first write to the Communications Register (saying that the next operation is a write to the Setup Register) and then write eight bits to the Setup Register. If required, this can all be done in a single 16-bit transfer because once the eight serial clocks of the write operation to the Communications Register have been completed, the part in mediately sets itself up for a write operation to the Setup Register.




Figure 16. Read Cycle Timing Diagram




Figure 17. Write Cycle Timing Diagram