

DAC8562


FEATURES

Complete 12-Bit DAC
No External Components
Single +5 Volt Operation
1 mV/Bit with 4.095 V Full Scale
True Voltage Output, ± 5 mA Drive
Very Low Power –3 mW

APPLICATIONS


Digitally Controlled Calibration
Servo Controls
Process Control Equipment
PC Peripherals

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATIONS

20-Pin P-DIP
(N-20)



SOL-20
(R-20)



GENERAL DESCRIPTION

The DAC8562 is a complete, parallel input, 12-bit, voltage output DAC designed to operate from a single +5 volt supply. Built using a CBCMOS process, these monolithic DACs offer the user low cost, and ease-of-use in +5 volt only systems.

Included on the chip, in addition to the DAC, is a rail-to-rail amplifier, latch and reference. The reference (REFOUT) is trimmed to 2.5 volts, and the on-chip amplifier gains up the DAC output to 4.095 volts full scale. The user needs only supply a +5 volt supply.

The DAC8562 is coded straight binary. The op amp output swings from 0 to +4.095 volts for a one millivolt per bit resolution, and is capable of driving ± 5 mA. Built using low temperature-coefficient silicon-chrome thin-film resistors, excellent linearity error over temperature has been achieved as shown below in the linearity error versus digital input code plot.

Digital interface is parallel and high speed to interface to the fastest processors without wait states. The interface is very simple requiring only a single $\overline{CE}$ signal. An asynchronous CLR input sets the output to zero scale.

The DAC8562 is available in two different 20-pin packages, plastic DIP and SOL-20. Each part is fully specified for operation over -40°C to $+85^{\circ}\text{C}$, and the full $+5\text{ V} \pm 5\%$ power supply range.

For MIL-STD-883 applications, contact your local ADI sales office for the DAC8562/883 data sheet which specifies operation over the -55°C to $+125^{\circ}\text{C}$ temperature range.

ORDERING GUIDE

Model	INL (LSB)	Temperature Range	Package Option*
DAC8562EP	$\pm 1/2$	-40°C to $+85^{\circ}\text{C}$	N-20
DAC8562FP	± 1	-40°C to $+85^{\circ}\text{C}$	N-20
DAC8562FS	± 1	40°C to $+85^{\circ}\text{C}$	R-20
DAC8562GBC	± 1	$+25^{\circ}\text{C}$	Dice

*For outline information see Package Information section.

DAC8562—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

(@ $V_{DD} = +5.0\text{ V} \pm 5\%$, $R_S = \text{No Load}$, $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Units
STATIC PERFORMANCE						
Resolution	N	Note 2	12			Bits
Relative Accuracy	INL	E Grade	-1/2	±1/4	+1/2	LSB
		F Grade	-1	±3/4	+1	LSB
Differential Nonlinearity	DNL	No Missing Codes	-1	±3/4	+1	LSB
Zero-Scale Error	V _{ZSE}	Data = 000 _H		+1/2	+3	LSB
Full-Scale Voltage	V _{FS}	Data - FFF _H ³				
		E Grade	4.087	4.095	4.103	V
		F Grade	4.079	4.095	4.111	V
Full-Scale Tempco	TCV _{FS}	Notes 3, 4		±16		ppm/°C
ANALOG OUTPUT						
Output Current	I _{OUT}	Data = 800 _H	±5	±7		mA
Load Regulation at Half Scale	LD _{REG}	R _L = 402 Ω to ∞, Data = 800 _H		1	3	LSB
Capacitive Load	C _L	No Oscillation ⁴		500		pF
REFERENCE OUTPUT						
Output Voltage	V _{REF}	Note 5	2.484	2.500	2.516	V
Output Source Current	I _{REF}		5	7		mA
Line Rejection	LN _{REF}				0.08	%/V
Load Regulation	LD _{REG}		I _{REF} = 0 to 5 mA		0.1	%/mA
LOGIC INPUTS						
Logic Input Low Voltage	V _{IL}	Note 4	2.4		0.8	V
Logic Input High Voltage	V _{IH}					V
Input Leakage Current	I _{IL}				10	μA
Input Capacitance	C _{IL}				10	pF
INTERFACE TIMING SPECIFICATIONS ^{1, 4}						
Chip Enable Pulse Width	t _{CEW}		30			ns
Data Setup	t _{DS}		30			ns
Data Hold	t _{DH}		10			ns
Clear Pulse Width	t _{CLR W}		20			ns
AC CHARACTERISTICS ⁴						
Voltage Output Settling Time ⁶	t _S	To ±1 LSB of Final Value		16		μs
Digital Feedthrough				35		nV sec
SUPPLY CHARACTERISTICS						
Positive Supply Current	I _{DD}	V _{IH} = 2.4 V, V _{IL} = 0.8 V		3	6	mA
Power Dissipation	P _{DISS}	V _{IL} = 0 V, V _{DD} = +5 V		0.6	1	mA
		V _{IH} = 2.4 V, V _{IL} = 0.8 V		15	30	mW
		V _{IL} = 0 V, V _{DD} = +5V		3	5	mW
Power Supply Sensitivity	PSS	ΔV _{DD} = ±5%		0.002	0.004	%/%

NOTES

¹All input control signals are specified with $t_r = t_f = 5\text{ ns}$ (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

²1 LSB = 1 mV for 0 to +4.095 V output range.

³Includes internal voltage reference error.

⁴These parameters are guaranteed by design and not subject to production testing.

⁵Very little sink current is available at the REFOUT pin. Use external buffer if setting up a virtual ground.

⁶The settling time specification does not apply for negative going transitions within the last 6 LSBs of ground. Some devices exhibit double the typical settling time in this 6 LSB region.

Specifications subject to change without notice.