MIXIM

Improved Low-Power, CMOS Analog Switches with Latches

General Description

Maxim's redesigned DG421/DG423/DG425 monolithic analog switches now feature guaranteed on-resistance matching (3 Ω max) between switches and on-resistance flatness over the signal range (4 Ω max). These low on-resistance switches (20 Ω typ) conduct equally well in both directions. They guarantee a low charge injection of 15pC maximum and an ESD tolerance of 2000V minimum per Method 3015.7. Off leakage current over temperature has also been reduced (less than 5nA at +85°C).

The DG421/DG423/DG425 are precision, dual CMOS switches with latchable logic inputs that simplify interfacing with microprocessors (μPs). The single-pole/single-throw DG421 and double-pole/single-throw DG425 are normally open dual switches. The dual, single-pole/double-throw DG423 has two normally open and two normally closed switches. Fast switching times (175ns for ton and 145ns for toff) and low power consumption (35 μ W max) make these parts ideal for battery-powered applications requiring μ P-compatible switches. Operation is from a single +10V to +30V supply, or bipolar \pm 4.5V to \pm 20V supplies. Fabricated with the same 44V silicon-gate process, these switches have rail-to-rail signal handling capabilities.

Applications

aa: Niiiliilii	
Sample-and-Hold	Circuits
Fax Machines	
Battery-Operated S	ystems
Guidance and Cor	
Audio Signal Rout	ing

Moderns
Test Equipment
PBX, PABX
Military Radios
Communication Systems

New Features

- Plug-in Upgrades for industry-Standard DG421/DG423/DG425
- ♦ Improved r(DS)ON Match Between Channels (3Ω max)
- ♦ Guaranteed rFLAT(ON) Over Signal Range (4Ω max)
- ♦ Improved Charge Injection (15pC max)
- Improved Off Leakage Current Over Temperature (<5nA at +85°C)
- Withstands Electrostatic Discharge (2000V min) per Method 3015.7

Existing Features

- ♦ Low rps(ON) (35Ω max)
- ♦ Single-Supply Operation +10V to +30V Bipolar-Supply Operation ±4.5V to ±20V
- ♦ Low Power Consumption (35µW max)
- ♦ Rail-to-Rail Signal Handling Capability
- ◆ TTL/CMOS-Logic Compatible


Ordering Information

KAGE
c DIP
c DIP
)IP
DIP**


Ordering Information continued at end of data sheet.

- * Contact factory for dice specifications.
- **Contact factory for availability and processing to MIL-STD-883B.

Functional Diagrams/Truth Tables



Pin Configurations



Improved Low-Power, CMOS Analog Switches with Latches

ABSOLUTE MAXIMUM RATINGS

Voltage Referenced to V-	
V+	ŧ٧
GND	57
V _L (GND - 0.3V) to (V+ + 0.3	V)
Digital Inputs, V_S , V_D (Note 1)(V 2V) to (V+ + 2	V)
Current (any terminal, except S or D)	۱À
Continuous Current, S or D	١A
Peak Current, S or D (pulsed at 1ms, 10% duty cycle max)100m	ıA

Continuous Power Dissipation (T _A = +70°C)
16-Pin Plastic DIP (derate 10.53mW/°C above +70°C) 842mW
20-Pin PLCC (derate 10.00mW/°C above +70°C) 800mW
16-Pin CERDIP (derate 10.00mW/°C above +70°C)800mW
Operating Temperature Ranges
DG42_C 0°C to +70°C
DG42_D40°C to +85°C
DG42_A
Storage Temperature Ranges
DG42_C_/DG42_D65°C to +125°C
DG42_A65°C to +150°C
Lead Temperature (soldering, 10sec)+300°C

Note 1: Signals on S, D, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current ratings.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V+ = 15V, V- = -15V, VL = +5V, GND = 0V, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CON	DG42_C, DG42_D MIN TYP MAX (Note 2)			DG42_A MIN TYP MAX (Note 2)			UNITS	
SWITCH										
Analog Signal Range	VANALOG	(Note 3)		-15		15	-15		15	٧
Drain-Source On-Resistance	r _{DS(ON)}	V+ = 13.5V, V- = -13.5V, Is = -10mA, VD = ±10V	T _A = +25°C		20	45		20	35	Ω
			T _A = T _{MiN} to T _{MAX}			45			45	71
On-Resistance Match Between Channels (Note 4)	Arparan	V+ = 16.5V, V- = -16.5V, I _S = -10mA, V _D = ±10V	T _A = +25°C			3			3	Ω
	A DS(ON)		T _A = T _{MIN} to T _{MAX}			4			4	32
On-Resistance Flatness (Note 4)	rFLAT(ON)	V+ = 15V, V- = -15V, I _S = -10mA, V _D = ±5V	T _A = +25°C			4			4	Ω
			T _A = T _{MIN} to T _{MAX}			5			5	12
Source-Off Leakage Current (Note 5)	IS(OFF)	V+ = 16.5V, V- = -16.5V, $VD = \pm 15.5V,$ $VS = \mp 15.5V$	T _A = +25°C	-0.50	-0.01	0.50	-0.25	-0.01	0.25	nA
			T _A = T _{MIN} to T _{MAX}	-5		5	-10		10	IIA
Drain-Off Leakage Current (Note 5)	ID(OFF)	V+ = 16.5V, V- = -16.5V, $VD = \pm 15.5V,$ $VS = \mp 15.5V$	T _A = +25°C	-0.50	-0.01	0.50	-0.25	-0.01	0.25	nA
			TA = TMIN to TMAX	-5		5	-10		10	
Drain-On Leakage Current (Note 5)	^I D(ON)	V+ = 16.5V, V- = -16.5V, $V_D = \pm 15.5V,$ $V_S = \pm 15.5V$	T _A = +25°C	-1.0	-0.04	1.0	-0.40	-0.04	0.40	nA
			TA = TMIN to TMAX	-10		10	-20		20	I IIA

Improved Low-Power, **CMOS Analog Switches with Latches**

ELECTRICAL CHARACTERISTICS (continued)

 $(V+ = 15V, V- = -15V, V_L = +5V, GND = 0V, V_{INH} = +2.4V, V_{INL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS			MIN TYP MAX (Note 2)			
INPUT								
Input Current with Input Voltage High	INH	IN = 2.4V, all others = 0.8V		-0.50	0.005	0.50	μА	
Input Current with Input Voltage Low	INL	IN = 0.8V, all others = 2.4	V	-0.50	0.005	0.50	μА	
SUPPLY				•				
Power Supply Range	V+, V-	(Note 3)		±4.5		±20	V	
Positive Supply Current	1+	All channels on or off, V+ = 16.5V, V- = -16.5V,	T _A = +25°C	-1.0	0.01	1.0	μА	
, , , , , , , , , , , , , , , , , , , ,		V _{IN} = 0V or 5V	TA = TMIN to TMAX	-5.0		5.0	, ,	
Negative Supply Current	1-	All channels on or off, V+ = 16.5V, V- = -16.5V,	T _A = +25°C	-1.0	-0.01	1.0	μΑ	
rioganio ouppi, ourioni		V _{IN} = 0V or 5V	TA = TMIN to TMAX	-5.0		5.0] µ^	
Logic Supply Current	I _L	All channels on or off, V+ = 16.5V, V- = -16.5V,	T _A = +25°C	-1.0	-0.01	1.0	μА	
Logic cupply cultors	''L	V _{IN} = 0V or 5V	TA = TMIN to TMAX	-5.0		5.0	, ,	
Ground Current	loup	All channels on or off, V+ = 16.5V, V- = -16.5V, V _{IN} = 0V or 5V	T _A = +25°C	-1.0	-0.01	1.0	μА	
	IGND		T _A = T _{MIN} to T _{MAX}	-5.0		5.0	μΑ	
DYNAMIC								
Turn-On Time	ton	Figure 2	T _A = +25°C		150	250	ns	
	.014		TA = TMIN to TMAX			300		
Turn-Off Time	toff	Figure 2				200	ns	
	tww		$T_A = +25^{\circ}C$	200				
		$V_S = \pm 10V$	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	200			- ns	
Latch Timing	tow	$R_L = 300\Omega$,	T _A = +25°C	100				
Later Firming		$C_L = 35pF$,	$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$	100				
	two	Figure 3	T _A = +25°C	60				
	IVVD	L	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	100			<u>l</u>	
Break-Before-Make Interval (Note 3)	t _D	DG423, Figure 4	T _A = +25°C	5	25		ns	
Charge Injection (Note 3)	Q	$C_L = 10$ nF, $V_G = 0$ V, $R_G = 0\Omega$, Figure 5	T _A = +25°C		10	15	рС	
Off-Isolation Rejection Ratio (Note 6)	OIRR	$R_L = 100\Omega$, $C_L = 5pF$, f = 1MHz, Figure 6	T _A = +25°C		72		dB	
Crosstalk (Note 7)		$R_L = 50\Omega$, $C_L = 5pF$, f = 1MHz, Figure 7	T _A = +25°C		90		dB	
Drain-Off Capacitance	CD(OFF)	f = 1MHz, Figure 8	T _A = +25°C		12		pF	
Source-Off Capacitance	Cs(OFF)	f = 1MHz, Figure 8	T _A = +25°C		12		pF	
Drain-On Capacitance	CD(ON)	f = 1MHz, Figure 9	T _A = +25°C	 	39		pF	
Source-On Capacitance	Cs(ON)	f = 1MHz, Figure 9	T _A = +25°C		39		pF	

Note 2: Typical values are for design aid only, are not guaranteed, and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: Guaranteed by design.

Note 4: On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. Flatness is defined as the dif-

ference between the maximum and minimum value of on-resistance as measured at the extremes of the specified analog signal range.

Note 5: Leakage parameters Is(OFF), ID(OFF), and ID(ON) are 100% tested at the maximum rated hot temperature and guaranteed by correlation at +25°C.

Note 6: Off-Isolation Rejection Ratio = $20\log (V_D/V_S)$, $V_D = \text{output}$, $V_S = \text{input to off switch}$.

Note 7: Between any two switches.

Improved Low-Power, CMOS Analog Switches with Latches

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, unless otherwise noted.)$

