T-46-23-37


DS1210

Nonvolatile Controller Chip

FEATURES

- Converts CMOS RAMs into nonvolatile memories
- Unconditionally write protects when V_{cc} is out of tolerance
- Automatically switches to battery when power fall occurs
- Space saving 8-pin DIP
- Consumes less than 100 nA of battery current
- Tests battery condition on power up
- Provides for redundant batteries
- Optional 5% or 10% power fail detection
- \bullet Low forward voltage drop on the $\rm V_{cc}$ switch
- Optional 16-pin SOIC surface mount package

PIN DESCRIPTION



| |]1 | | 16 | | NC |
|-----------|------|----------|----|----|-------|
| V∞ □□ | 2 | | 15 | | VOCI |
| NC CIL | 3 | | 14 | | NC |
| VBAT1 CIT | 4 | | 13 | 10 | VBAT2 |
| NCC | 5 | | 12 | | NC |
| TOLOC | 6 | | 11 | | ŒO |
| NC III | 7 | | 10 | | NC |
| GND⊡⊏ | 8 | | 9 | П | Œ |
| DS | 1210 | S 16-Pin | SO | C | |
| | | | | | |

.ow)

No Connect

| PIN NAMES | (\ Denotes Condition L |
|-----------|-------------------------|
| VCCO | RAM Supply |
| VBAT1 | + Battery 1 |
| TOL | Power Supply Tolerance |
| GND | Ground |
| CE\ | Chip Enable Input |
| CEO/ | Chip Enable Output |
| VBAT2 | + Battery 2 |
| VCCI | + Supply |

DESCRIPTION

The DS1210 Nonvolatile Controller Chip is a CMOS circuit which solves the application problem of converting CMOS RAM into nonvolatile memory. Incoming power is monitored for an out- of-tolerance condition. When such a condition is detected, chip enable is inhibited to accomplish write protection and the battery is switched on to supply the RAM with uninter-

rupted power. Special circuitry uses a lowleakage CMOS process which affords precise voltage detection at extremely low battery consumption. The 8-pin DIP package keeps PC board real estate requirements to a minimum. By combining the DS1210 Nonvolatile Controller Chip with a CMOS memory and batteries, nonvolatile RAM operation can be achieved.

NC

39E D

T-46-23-37


OPERATION

The DS1210 nonvolatile controller performs five circuit functions required to battery back up a RAM. First, a switch is provided to direct power from the battery or the incoming supply (V_{cci}) depending on which is greater. This switch has a voltage drop of less than 0.3V. The second function which the nonvolatile controller provides is power fail detection. The DS1210 constantly monitors the incoming supply. When the supply goes out of tolerance a precision comparator detects power fall and inhibits chip enable (CEO\). The third function of write protection is accomplished by holding the CEO\ output signal to within 0.2 volts of the V_{cci} or battery supply. If CE\ input is low at the time power fall detection occurs, the CEO\ output is kept in its present state until CE\ is returned high. The delay of write protection until the current memory cycle is completed prevents the corruption of data. Powerfall detection occurs in the range of 4.75 volts to 4.5 volts with the tolerance Pin 3 grounded. If Pin 3 in connected to V_{cco}, then power fall detection occurs in the range of 4.5 volts to 4.25 volts. During nominal supply conditions CEO\ will follow CE\ with a maximum propagation delay of 20ns. The fourth function the DS1210 performs is a battery status warning so that potential data loss is avoided. Each time that the circuit is powered up the battery voltage is checked with a precision comparator. If the battery voltage is less than 2.0 volts, the second memory cycle is inhibited. Battery status can, therefore, be determined by performing a read cycle after power-up to any location in memory, verifying that memory location content. A subsequent write cycle can then be executed to the same memory location altering the data. If the next read cycle fails to verify the written data, then the batteries are less than 2.0V and data is in danger of being corrupted. The fifth function of the nonvolatile controller provides for battery redundancy. In many applications, data integrity is paramount. In these applications it is often desirable to use two batteries to ensure reliability. The DS1210 controller provides an Internal isolation switch which allows the connection of two batteries. During battery backup operation the battery with the highest voltage is selected for use. If one battery should fail, the other will take over the load. The switch to a redundant battery is transparent to circuit operation and to the user. A battery status warning will occur when the battery in use falls below 2.0 volts. A grounded V_{BAT2} pin will not activate a battery fail warning. In applications where battery redundancy is not required, a single battery should be connected to the BAT1 pin. The BAT2 battery pin must be grounded. The nonvolatile controller contains circuitry to turn off the battery back-up. This is to maintain the battery(s) at its highest capacity until the equipment is powered up and valid data is written to the SRAM. While in the freshness seal mode the CEO\ and V_{cco} will be forced to Vol. When the batteries are first attached to one or both of the $V_{\rm BAT}$ pins, $V_{\rm cco}$ will not provide battery back-up until $V_{\rm cci}$ exceeds V_{CCTP} , as set by the T_{OL} pin, and then falls below

Figure 1 shows a typical application incorporating the DS1210 in a microprocessor-based system. Section A shows the connections necessary to write protect the RAM when Vcc is less than 4.75 volts and to back up the supply with batteries. Section B shows the use of the DS1210 to halt the processor when V_{cc} is less than 4.75 volts and to delay its restart on powerup to prevent spurious writes.

SECTION A - BATTERY BACKUP Figure 1

T-46-23-37



BATTERY BACKUP CURRENT DRAIN EXAMPLE

CONSUMPTION


DS1210 I_{BAT}

100 nA <u>10 uA</u>

RAM I_{CC02} Total Drain

10.1 uA

SECTION B - PROCESOR RESET



DS1210

ABSOLUTE MAXIMUM RATINGS*

Voltage on any Pin Relative to Ground

Operating Temperature Storage Temperature

Soldering Temperature

-0.3V to +7.0V 0°C to 70°C -55°C to +125°C 260°C for 10 seconds

T-46.23.37

* This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|--|--------------------------------------|------|-----|----------------------|-------|-------|
| Pin 3 = GND Supply Voltage | V _{cci} | 4.75 | 5.0 | 5.5 | ٧ | 1 |
| Pin 3 = V _{cco} Supply Voltage | V _{cci} | 4.5 | 5.0 | 5.5 | ٧ | 1 |
| Logic 1 Input | V _{IH} | 2.2 | | V _{cc} +0.3 | ٧ | 1 |
| Logic 0 Input | V _{IL} | -0.3 | | +0,8 | ٧ | 1 |
| Battery Input | V _{BAT1} ,V _{BAT2} | 2.0 | | 4.0 | V | 1,2 |

(0°C to 70°C, V_{CCI} = 4.75V to 5.5V, Pin 3 = GND)

DC ELECTRICAL CHARACTERISTICS

 $(V_{ccl} = 4.5 \text{ to } 5.5 \text{V, Pin } 3 = V_{cco})$

| SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|-------------------|---|------------------|------------------|---|---|
| Icci | | | 5 | mA | 3 |
| | V _{cc} -0.2 | | | V | 1 |
| | | | 80 | mA | 4 |
| `l. | -1.0 | | +1.0 | uA | |
| 1 | -1.0 | , | +1.0 | uA | |
| 1 | -1.0 | | | mA | 5 |
| | | | | | |
| loL | | | 4.0 | mA | 5 |
| | | | | | |
| V _{CCTP} | 4.50 | 4.62 | 4.74 | V | 1 |
| | | | | | |
| V _{CCTP} | 4.25 | 4.37 | 4.49 | V | 1 |
| | | | | | |
| | SYMBOL I _{CCI} V _{CCO} I _{IL} I _{LO} I _{OH} V _{CCTP} V _{CCTP} | I _{cci} | I _{CCI} | I _{CCI} 5 V _{CCO} V _{CC} -0.2 I _{CCO1} 80 I _{IL} -1.0 +1.0 I _{LO} -1.0 +1.0 I _{OH} -1.0 4.0 V _{CCTP} 4.50 4.62 4.74 | I _{CGI} 5 mA V _{CGO} V _{CC} -0.2 V I _{CGO1} 80 mA I _{IL} -1.0 +1.0 uA I _{LO} -1.0 +1.0 uA I _{OH} -1.0 mA I _{OL} 4.0 mA V _{CCTP} 4.50 4.62 4.74 V |

 $(0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{\text{CO}} = < V_{\text{DAT}})$

| CEO\ Output | V _{OHL} | V _{BAT} - 0.2 | | V | į |
|---|-------------------|------------------------|-----|----|-----|
| V _{BAT1} or V _{BAT2} Battery Current | I _{BAT} | | 100 | nA | 2,3 |
| Battery Backup | I _{cco2} | | 50 | uA | 6,7 |
| Current @ V _{cco} = V _{BAT} - 0.3V | | | | | |

052390 4/6

CAPACITANCE

| T-46-23-37 |
|------------|
|------------|

 $(t = 25^{\circ}C)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|-------------|------------------|-----|-----|-----|-------|-------|
| Input | C _{IN} | | 1 | 5 | pF | |
| Capacitance | | | | | | |
| Output | C _{OUT} | | | 7 | pF | |
| Capacitance | | | | | | |

39E D

(0°C to 70°C, $V_{CCI} = 4.75V$ to 5.5V, Pin 3 = GND) ($V_{CCI} = 4.5$ to 5.5V, Pin3 = V_{CCO})

AC ELECTRICAL CHARACTERISTICS

| | | | | . 001 | • | ÇCO |
|-----------------|-----------------|-----|-----|-------|-------|-------|
| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| CE\ Propagation | t _{PD} | 5 | 10 | 20 | ns | 5 |
| Delay | | | | | | |
| CE\ High to | t _{pp} | | | 0 | ns | 1 |
| Power Fail | | | | | | |

(0°C to 70°C, V_{CCI} <4.75V , Pin 3 = GND)

 $(V_{col} < 4.5 \cdot Pin 3 = V_{col})$


| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|---|------------------|---------------------------------------|-----|-----|-------|-------|
| Recovery at Power Up | t _{REO} | 2 | 80 | 125 | ms | |
| V _{cc} Slew Rate Power Down | t _F | 300 | | | us | |
| V _{cc} Slew Rate Power Down | t _{FB} | 10 | | | us | |
| V _{cc} Slew Rate Power Up | t _R | 0 | | | us | |
| CE\ Pulse Width | t _{CE} | · · · · · · · · · · · · · · · · · · · | | 1.5 | us | 7,8 |

NOTES


- 1. All voltages are referenced to ground.
- 2. Only one battery input is required.
- 3. Measured with V_{cco} and CEO\ open.
- 4. Iccon is the maximum average load which the DS1210 can supply to the memories.
- 5. Measured with a load as shown in Figure 2.
- 6. I_{cco2} is the maximum average load current which the DS1210 can supply to the memories in the battery backup mode.
- 7. t_{ce} max. must be met to ensure data integrity on power loss.
- 8. ČEO\ can only sustain leakage current in the battery backup mode.

TIMING DIAGRAM - POWER UP

T-46-23-37



TIMING DIAGRAM - POWER DOWN



PIN 6 CEO\

680 \
50Pf