


### FEATURES

- 8K or 32K bytes of user NV RAM
- Real time quartz clock/calendar keeps track of hundredths of seconds, seconds, minutes, hours, days, date of the month, months, and years
- Will operate in 28-pin JEDEC footprint when lower justified
- Watchdog timer restarts an out-of-control processor
- Alarm function schedules real-time related activities such as system wakeup
- Embedded lithium energy cell maintains time, watchdog, user RAM, and alarm information
- Programmable interrupts and square wave output
- All registers are individually addressable via the address and data bus
- Accuracy is better than  $\pm 1$  minute/month at 25°C
- Greater than 10 years of timekeeping in the absence of  $V_{CC}$
- Interrupt signals are active in power-down mode

### ORDERING INFORMATION

|        |   |                            |
|--------|---|----------------------------|
| DS1386 |  | RTC and NVSRAM; 32 pin DIP |
|        |   | -15 150 ns access          |
|        |   | -12 120 ns access          |
|        |   | 08 8K x 8 NVSRAM           |
|        |   | 32 32K x 8 NVSRAM          |

### DESCRIPTION

The DS1386 RAMified Watchdog Timekeeper is a self-contained real time clock (RTC), alarm, watchdog timer, and interval timer in a 32-pin JEDEC DIP package. The DS1386 contains an embedded lithium energy source and a quartz crystal which eliminates the need for any external circuitry. Data contained within 8K or 32K by 8-bit memory and the timekeeping registers

### PIN ASSIGNMENT

|      |    |    |                 |      |    |    |                 |
|------|----|----|-----------------|------|----|----|-----------------|
| INTA | 1  | 32 | $V_{CC}$        | INTA | 1  | 32 | $V_{CC}$        |
| INTB | 2  | 31 | SQW             | INTB | 2  | 31 | SQW             |
| NC   | 3  | 30 | $V_{CC}$        | A14  | 3  | 30 | $V_{CC}$        |
| A12  | 4  | 29 | WE              | A12  | 4  | 29 | WE              |
| A7   | 5  | 28 | NC              | A7   | 5  | 28 | A13             |
| A6   | 6  | 27 | A8              | A6   | 6  | 27 | A8              |
| A5   | 7  | 26 | A9              | A5   | 7  | 26 | A9              |
| A4   | 8  | 25 | A11             | A4   | 8  | 25 | A11             |
| A3   | 9  | 24 | $\overline{OE}$ | A3   | 9  | 24 | $\overline{OE}$ |
| A2   | 10 | 23 | A10             | A2   | 10 | 23 | A10             |
| A1   | 11 | 22 | $\overline{CE}$ | A1   | 11 | 22 | $\overline{CE}$ |
| A0   | 12 | 21 | DQ7             | A0   | 12 | 21 | DQ7             |
| DQ0  | 13 | 20 | DQ6             | DQ0  | 13 | 20 | DQ6             |
| DQ1  | 14 | 19 | DQ5             | DQ1  | 14 | 19 | DQ5             |
| DQ2  | 15 | 18 | DQ4             | DQ2  | 15 | 18 | DQ4             |
| GND  | 16 | 17 | DQ3             | GND  | 16 | 17 | DQ3             |

DS1386 8K x 8

32-Pin Encapsulated Package

DS1386 32K x 8

32-Pin Encapsulated Package

### PIN DESCRIPTION

|                          |                                   |
|--------------------------|-----------------------------------|
| $\overline{INTA}$        | - Interrupt Output A (open drain) |
| $\overline{INTB}$ (INTB) | - Interrupt Output B (open drain) |
| A0-A14                   | - Address Inputs                  |
| DQ0-DQ7                  | - Data Input/Output               |
| $\overline{CE}$          | - Chip Enable                     |
| $\overline{OE}$          | - Output Enable                   |
| WE                       | - Write Enable                    |
| $V_{CC}$                 | - +5 Volts                        |
| GND                      | - Ground                          |
| SQW                      | - Square Wave Output              |
| NC                       | - No Connection                   |

can be read or written in the same manner as byte-wide static RAM. The timekeeping registers are located in the first 14 bytes of memory space. Data is maintained in the RAMified Timekeeper by intelligent control circuitry which detects the status of  $V_{CC}$  and write protects memory when  $V_{CC}$  is out of tolerance. The lithium energy source can maintain data and real time for over ten

years in the absence of  $V_{CC}$ . Timekeeper information includes hundredths of seconds, seconds, minutes, hours, day, date, month, and year. The date at the end of the month is automatically adjusted for months with less than 31 days, including correction for leap year. The RAMified Timekeeper operates in either 24 hour or 12 hour format with an AM/PM indicator. The watchdog timer provides alarm interrupts and interval timing between 0.01 seconds and 99.99 seconds. The real time alarm provides for preset times of up to one week. Interrupts for both watchdog and RTC will operate when system is powered down. Either can provide system "wake-up" signals.

### OPERATION - READ REGISTERS

The DS1386 executes a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (High) and  $\overline{CE}$  (Chip Enable) and  $\overline{OE}$  (Output Enable) are active (Low). The unique address specified by the address inputs (A0-A14) defines which of the registers is to be accessed. Valid data will be available to the eight data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  access times are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the latter occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is either  $t_{CO}$  for  $\overline{CE}$  or  $t_{OE}$  for  $\overline{OE}$  rather than address access.

### OPERATION - WRITE REGISTERS

The DS1386 is in the write mode whenever the  $\overline{WE}$  (Write Enable) and  $\overline{CE}$  (Chip Enable) signals are in the active (Low) state after the address inputs are stable. The latter occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery state ( $t_{WR}$ ) before another cycle can be initiated. Data must be valid on the data bus with sufficient Data Set-Up ( $t_{DS}$ ) and Data Hold Time ( $t_{DH}$ ) with respect to the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The  $\overline{OE}$  control signal should be kept inactive (High) during write cycles to avoid bus contention. However, if the output bus has been enabled ( $\overline{CE}$  and  $\overline{OE}$  active), then  $\overline{WE}$  will disable the outputs in  $t_{ODW}$  from its falling edge.


### DATA RETENTION

The RAMified Timekeeper provides full functional capability when  $V_{CC}$  is greater than 4.5 volts and write-protects the register contents at 4.25 volts typical. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The DS1386 constantly monitors  $V_{CC}$ . Should the supply voltage decay, the RAMified Timekeeper will automatically write-protect itself and all inputs to the registers become "don't care". The two interrupts  $\overline{INTA}$  and  $\overline{INTB}$  (INTB) and the internal clock and timers continue to run regardless of the level of  $V_{CC}$ . However, it is important to insure that the pull-up resistors used with the interrupt pins are never pulled up to a value that is greater than  $V_{CC} + 0.3V$ . As  $V_{CC}$  falls below approximately 3.0 volts, a power switching circuit turns the internal lithium energy source on to maintain the clock and timer data and functionality. During power-up, when  $V_{CC}$  rises above approximately 3.0 volts, the power switching circuit connects external  $V_{CC}$  and disconnects the internal lithium energy source. Normal operation can resume after  $V_{CC}$  exceeds 4.5 volts for a period of 200 ms.

### RAMIFIED TIMEKEEPER REGISTERS

The RAMified Timekeeper has 14 registers which are eight bits wide that contain all of the timekeeping, alarm, watchdog and control information. The clock, calendar, alarm, and watchdog registers are memory locations which contain external (user-accessible) copies of the timekeeping data. The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy (see Figure 1). The Command Register bits are affected by both internal and external functions. This register will be discussed later. The 8K or 32K bytes of RAM and the 14 external timekeeping registers are accessed from the external address and data bus. Register 0, 1, 2, 4, 6, 8, 9, and A contain time of day and date information (see Figure 2). Time of day information is stored in BCD. Registers 3, 5, and 7 contain the Time of Day Alarm information. Time of Day Alarm information is stored in BCD. Register B is the Command Register and information in this register is binary. Registers C and D are the Watchdog Alarm Registers and information which is stored in these two registers is in BCD. Registers E through 1FFF or 7FFF are user bytes and can be used to maintain data at the user's discretion.

**BLOCK DIAGRAM** Figure 1



## TIME OF DAY REGISTERS

Registers 0, 1, 2, 4, 6, 8, 9, and A contain Time of Day data in BCD. Ten bits within these eight registers are not used and will always read zero regardless of how they are written. Bits 6 and 7 in the Months Register (9) are binary bits. When set to logic 0,  $\overline{EOSC}$  (Bit 7) enables the Real Time Clock oscillator. This bit is set to logic 1 as shipped from Dallas Semiconductor to prevent lithium energy consumption during storage and shipment. This bit will normally be turned on by the user during device initialization. However, the oscillator can be turned on and off as necessary by setting this bit to the appropriate level. Bit 6 of this same byte controls the Square Wave Output (pin 31). When set to logic 0, the Square Wave Output Pin will output a 1024 Hz Square Wave Signal. When set to logic 1 the Square Wave Output Pin is in a high impedance state. Bit 6 of the Hours Register is defined as the 12 or 24 Hour Select Bit. When set to logic 1, the 12 Hour Format is selected. In the 12 Hour Format, bit 5 is the AM/PM bit with logic 1 being PM. In the 24 Hour Mode, bit 5 is the Second 10 Hour bit (20-23 hours). The Time of Day Registers are updated every .01 seconds from the Real Time Clock, except when the TE bit (bit 7 of Register B) is set low or the clock oscillator is not running. The preferred method of synchronizing data access to and from the RAMified Timekeeper is to access the Command Register by doing a write cycle to address location 0B and setting the TE bit (Transfer Enable bit) to a logic 0. This will freeze the External Time of Day Registers at the present recorded time, allowing access to occur without danger of simultaneous update. When the watch registers have been read or written, a second write cycle to location 0B, setting the TE bit to a logic 1, will put the Time of Day Registers back to being updated every .01 second. No time is lost in the Real Time Clock because the internal copy of the Time of Day Register buffers is continually incremented while the external memory registers are frozen. An alternate method of reading and writing the Time of Day Registers is to ignore synchronization. However, any single read may give erroneous data as the Real Time Clock may be in the process of updating the external memory registers as data is being read. The internal copies of seconds through years are incremented, and the Time of Day Alarm is checked during the period that hundreds of seconds reads 99 and are transferred to the external register when hundredths of seconds roll from 99 to 00. A way of making sure data is valid is to do multiple reads and compare. Writing the registers can also produce erroneous results for the same reasons. A way of making sure that the write cycle has caused proper update is to

do read verifies and re-execute the write cycle if data is not correct. While the possibility of erroneous results from reads and write cycles has been stated, it is worth noting that the probability of an incorrect result is kept to a minimum due to the redundant structure of the RAMified Timekeeper.

## TIME OF DAY ALARM REGISTERS

Registers 3, 5, and 7 contain the Time of Day Alarm Registers. Bits 3, 4, 5, and 6 of Register 7 will always read zero regardless of how they are written. Bit 7 of Registers 3, 5, and 7 are mask bits (Figure 3). When all of the mask bits are logic 0, a Time of Day Alarm will only occur when Registers 2, 4, and 6 match the values stored in Registers 3, 5, and 7. An alarm will be generated every day when bit 7 of Register 7 is set to a logic 1. Similarly, an alarm is generated every hour when bit 7 of Registers 7 and 5 is set to a logic 1. When bit 7 of Registers 7, 5, and 3 is set to a logic 1, an alarm will occur every minute when Register 1 (seconds) rolls from 59 to 00.

Time of Day Alarm Registers are written and read in the same format as the Time of Day Registers. The Time of Day Alarm Flag and Interrupt is always cleared when Alarm Registers are read or written.

## WATCHDOG ALARM REGISTERS

Registers C and D contain the time for the Watchdog Alarm. The two registers contain a time count from 00.01 to 99.99 seconds in BCD. The value written into the Watchdog Alarm Registers can be written or read in any order. Any access to Register C or D will cause the Watchdog Alarm to reinitialize and clears the Watchdog Flag Bit and the Watchdog Interrupt Output. When a new value is entered or the Watchdog Registers are read, the Watchdog Timer will start counting down from the entered value to zero. When zero is reached, the Watchdog Interrupt Output will go to the active state. The Watchdog Timer Countdown is interrupted and reinitialized back to the entered value every time either of the registers are accessed. In this manner, controlled periodic accesses to the Watchdog Timer can prevent the Watchdog Alarm from going to an active level. If access does not occur, countdown alarm will be repetitive. The Watchdog Alarm Registers always read the entered value. The actual count-down register is internal and is not readable. Writing registers C and D to zero will disable the Watchdog Alarm feature.

**DS1386 RAMIFIED WATCHDOG TIMEKEEPER REGISTERS Figure 2**

| ADDRESS  | BIT 7          |             |              |           |              |           | BIT 0     | RANGE |       |                    |
|--|----------------|-------------|--------------|-----------|--------------|-----------|-----------|-------|-------|--------------------|
| CLOCK, CALENDAR,<br>TIME OF DAY ALARM<br>REGISTERS | 0              | 0.1 SECONDS |              |           | 0.01 SECONDS |           |           |       | 00-99 |                    |
|  | 1              | 0           | 10 SECONDS   |           |              | SECONDS   |           |       |       | 00-59              |
|  | 2              | 0           | 10 MINUTES   |           |              | MINUTES   |           |       |       | 00-59              |
|  | 3              | M           | 10 MIN ALARM |           |              | MIN ALARM |           |       |       | 00-59              |
|  | 4              | 0           | 12/24        | 10<br>A/P | 10<br>HR     | HOURS     |           |       |       | 01-12+A/P<br>00-23 |
|  | 5              | M           | 12/24        | 10<br>A/P | 10<br>HA     | HR ALARM  |           |       |       | 01-12+A/P<br>00-23 |
|  | 6              | 0           | 0            | 0         | 0            | 0         | DAYS      |       | 01-07 |                    |
|  | 7              | M           | 0            | 0         | 0            | 0         | DAY ALARM |       | 01-07 |                    |
|  | 8              | 0           | 0            | 10 DATE   |              | DATE      |           |       |       | 01-31              |
|  | 9              | EOSC        | ESQW         | 0         | 10MO         |           | MONTHS    |       |       |                    |
| COMMAND<br>REGISTERS                               | A              | 10 YEARS    |              |           | YEARS        |           |           |       | 00-99 |                    |
| WATCHDOG<br>ALARM<br>REGISTERS                     | B              | TE          | IPSW         | IBH<br>LO | PU<br>LVL    | WAM       | TDM       | WAF   | TDF   |                    |
| USER<br>REGISTERS                                  | C              | 0.1 SECONDS |              |           | 0.01 SECONDS |           |           |       | 00-99 |                    |
|  | D              | 10 SECONDS  |              |           | SECONDS      |           |           |       | 00-99 |                    |
|  | E              |             |              |           |              |           |           |       |       |                    |
|  | (1FFF)<br>7FFF |             |              |           |              |           |           |       |       |                    |

**TIME OF DAY ALARM MASK BITS** Figure 3

| REGISTER   |          |         |  |
|------------|----------|---------|--|
| (3)MINUTES | (5)HOURS | (7)DAYS |  |
| 1          | 1        | 1       | ALARM ONCE PER MINUTE                        |
| 0          | 1        | 1       | ALARM WHEN MINUTES MATCH                     |
| 0          | 0        | 1       | ALARM WHEN HOURS AND MINUTES MATCH           |
| 0          | 0        | 0       | ALARM WHEN HOURS, MINUTES,<br>AND DAYS MATCH |

NOTE: ANY OTHER BIT COMBINATIONS OF MASK BIT SETTINGS PRODUCE ILLOGICAL OPERATION.

**COMMAND REGISTER**

Address location 0Bh is the Command Register where mask bits, control bits and flag bits reside. The operation of each bit is as follows:

**TE - Bit 7 Transfer enable** - This bit when set to a logic 0 will disable the transfer of data between internal and external clock registers. The contents in the external clock registers are now frozen and reads or writes will not be affected with updates. This bit must be set to a logic 1 to allow updates.

**IPSW - Bit 6 Interrupt switch** - When set to a logic 1,  $\overline{INTA}$  is the Time of Day Alarm and  $INTB/(\overline{INTB})$  is the Watchdog Alarm. When set to logic 0, this bit reverses the output pins.  $\overline{INTA}$  is now the Watchdog Alarm output and  $INTB/(\overline{INTB})$  is the Time of Day Alarm output.

**IBH/LO - Bit 5 Interrupt B Sink or Source Current** - When this bit is set to a logic 1 and  $V_{CC}$  is applied,  $INTB/(\overline{INTB})$  will source current (see DC characteristics IOH). When this bit is set to a logic 0,  $INTB$  will sink current (see DC characteristics IOL).

**PU/LVL - Bit 4 Interrupt pulse mode or level mode** - This bit determines whether both interrupts will output a pulse or level signal. When set to a logic 0,  $\overline{INTA}$  and  $INTB/(\overline{INTB})$  will be in the level mode. When this bit is set to a logic 1, the pulse mode is selected and  $\overline{INTA}$  will sink current for a minimum of 3 ms and then release.  $INTB/(\overline{INTB})$  will either sink or source current, depending on the condition of Bit 5, for a minimum of 3 ms and then release.

**WAM - Bit 3 Watchdog Alarm Mask** - When this bit is set to a logic 0, the Watchdog Interrupt output will be acti-

vated. The activated state is determined by bits 1,4,5, and 6 of the COMMAND REGISTER. When this bit is set to a logic 1, the Watchdog interrupt output is deactivated.

**TDM - Bit 2 Time of Day Alarm Mask** - When this bit is set to a logic 0, the Time of Day Alarm Interrupt output will be activated. The activated state is determined by bits 0,4,5, and 6 of the COMMAND REGISTER. When this bit is set to a logic 1, the Time of Day Alarm interrupt output is deactivated.

**WAF - Bit 1 Watchdog Alarm Flag** - This bit is set to a logic 1 when a watchdog alarm interrupt occurs. This bit is read only.

The bit is reset when any of the Watchdog Alarm registers are accessed.

When the interrupt is in the pulse mode (see bit 4 definition), this flag will be in the logic 1 state only during the time the interrupt is active.

**TDF - Bit 0 Time of Day Flag** - This is a read only bit. This bit is set to a logic 1 when a Time of Day alarm has occurred. The time the alarm occurred can be determined by reading the Time of Day Alarm registers. This bit is reset to a logic 0 state when any of the Time of Day Alarm registers are accessed.

When the interrupt is in the pulse mode (see bit 4 definition), this flag will be in the logic 1 state only during the time the interrupt is active.

**ABSOLUTE MAXIMUM RATINGS\***

|                                       |                      |
|---------------------------------------|----------------------|
| Voltage on any Pin Relative to Ground | -0.3V to +7.0V       |
| Operating Temperature                 | 0°C to 70°C          |
| Storage Temperature                   | -40°C to +70°C       |
| Soldering Temperature                 | 260°C for 10 seconds |

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C to 70°C)

| PARAMETER      | SYMBOL   | MIN  | TYP | MAX            | UNITS | NOTES |
|----------------|----------|------|-----|----------------|-------|-------|
| Supply Voltage | $V_{CC}$ | 4.5  | 5.0 | 5.5            | V     | 10    |
| Input Logic 1  | $V_{IH}$ | 2.2  |     | $V_{CC} + 0.3$ | V     | 10    |
| Input Logic 0  | $V_{IL}$ | -0.3 |     | +0.8           | V     | 10    |

**DC ELECTRICAL CHARACTERISTICS**(0°C to 70°C;  $V_{CC} = 5V \pm 10\%$ )

| PARAMETER                                      | SYMBOL     | MIN  | TYP  | MAX  | UNITS   | NOTES |
|--|------------|------|------|------|---------|-------|
| Input Leakage Current                          | $I_{IL}$   | -1.0 |      | +1.0 | $\mu A$ |       |
| Output Leakage Current                         | $I_{LO}$   | -1.0 |      | +1.0 | $\mu A$ |       |
| I/O Leakage Current                            | $I_{LIO}$  | -1.0 |      | +1.0 | $\mu A$ |       |
| Output Current @ 2.4V                          | $I_{OH}$   | -1.0 |      |      | mA      |       |
| Output Current @ 0.4V                          | $I_{OL}$   |      |      | 2.1  | mA      | 13    |
| Standby Current $\overline{CE} = 2.2V$         | $I_{CCS1}$ |      | 3.0  | 7.0  | mA      |       |
| Standby Current $\overline{CE} = V_{CC} - 0.5$ | $I_{CCS2}$ |      | 2.0  | 4.0  | mA      |       |
| Active Current                                 | $I_{CC}$   |      |      | 85   | mA      |       |
| Write Protection Voltage                       | $V_{TP}$   |      | 4.25 |      | V       |       |

**CAPACITANCE** $(t_A = 25^\circ C)$ 

| PARAMETER                | SYMBOL    | MIN | TYP | MAX | UNITS | NOTES |
|--------------------------|-----------|-----|-----|-----|-------|-------|
| Input Capacitance        | $C_{IN}$  |     | 7   | 15  | pF    |       |
| Output Capacitance       | $C_{OUT}$ |     | 7   | 15  | pF    |       |
| Input/Output Capacitance | $C_{I/O}$ |     | 7   | 15  | pF    |       |

**AC ELECTRICAL CHARACTERISTICS**(0°C to 70°C;  $V_{CC} = 5.0V \pm 10\%$ )

| PARAMETER   | SYMBOL    | DS1386XX-12 |     | DS1386XX-15 |     | UNITS | NOTES |
|---|-----------|-------------|-----|-------------|-----|-------|-------|
|   |           | MIN         | MAX | MIN         | MAX |       |       |
| Read Cycle Time                                     | $t_{RC}$  | 120         |     | 150         |     | ns    | 1     |
| Address Access Time                                 | $t_{ACC}$ |             | 120 |             | 150 | ns    |       |
| $\overline{CE}$ Access Time                         | $t_{CO}$  |             | 120 |             | 150 | ns    |       |
| $\overline{OE}$ Access Time                         | $t_{OE}$  |             | 100 |             | 120 | ns    |       |
| $\overline{OE}$ or $\overline{CE}$ to Output Active | $t_{COE}$ | 10          |     | 10          |     | ns    |       |
| Output High Z from Deselect                         | $t_{OD}$  |             | 40  |             | 50  | ns    |       |
| Output Hold from Address Change                     | $t_{OH}$  | 10          |     | 10          |     | ns    |       |
| Write Cycle Time                                    | $t_{WC}$  | 120         |     | 150         |     | ns    |       |
| Write Pulse Width                                   | $t_{WP}$  | 110         |     | 140         |     | ns    | 3     |
| Address Setup Time                                  | $t_{AW}$  | 0           |     | 0           |     | ns    |       |
| Write Recovery Time                                 | $t_{WR}$  | 10          |     | 15          |     | ns    |       |
| Output High Z from $\overline{WE}$                  | $t_{ODW}$ |             | 40  |             | 50  | ns    |       |
| Output Active from $\overline{WE}$                  | $t_{OEW}$ | 10          |     | 10          |     | ns    |       |
| Data Setup Time                                     | $t_{DS}$  | 85          |     | 110         |     | ns    | 4     |
| Data Hold Time                                      | $t_{DH}$  | 10          |     | 15          |     | ns    | 4,5   |
| $\overline{INTA}$ , $\overline{INTB}$ Pulse Width   | $t_{IPW}$ | 3           |     | 3           |     | ms    | 11,12 |


**AC TEST CONDITIONS**

Input Levels: 0V to 3V


Transition Times: 5 ns




**READ CYCLE (Note1)**




**WRITE CYCLE 1 (Notes 2, 6, 7)**




**WRITE CYCLE 2 (Notes 2, 8)**




### TIMING DIAGRAM: INTERRUPT OUTPUTS PULSE MODE (SEE NOTES 11 AND 12)



### POWER-UP CONDITION



## POWER-DOWN CONDITION



## AC ELECTRICAL CHARACTERISTICS POWER-UP POWER-DOWN TIMING (0°C to 70°C)

| PARAMETER                          | SYMBOL                                   | MIN | MAX | UNITS   | NOTES |
|------------------------------------|--|-----|-----|---------|-------|
| $\overline{CE}$ High to Power Fail | $t_{PF}$                                 |     | 0   | ns      |       |
| Recovery at Power Up               | $t_{REC}$                                |     | 200 | ms      |       |
| $V_{CC}$ Slew Rate<br>Power Down   | $t_F$<br>$4.0 \leq V_{CC} \leq 4.5V$     | 300 |     | $\mu s$ |       |
| $V_{CC}$ Slew Rate<br>Power Down   | $t_{FB}$<br>$3.0 \leq V_{CC} \leq 4.25V$ | 10  |     | $\mu s$ |       |
| $V_{CC}$ Slew Rate<br>Power Up     | $t_R$<br>$4.5V \geq V_{CC} \geq 4.0V$    | 0   |     | $\mu s$ |       |
| Expected Data Retention            | $t_{DR}$                                 | 10  |     | years   | 9     |

**WARNING:**

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

**NOTES:**

1.  $\overline{WE}$  is high for a read cycle.
2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
3.  $t_{WP}$  is specified as the logical AND of the  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
4.  $t_{DS}$  or  $t_{DH}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
5.  $t_{DH}$  is measured from  $\overline{WE}$  going high. If  $\overline{CE}$  is used to terminate the write cycle, then  $t_{DH} = 20$  ns for -12 parts and  $t_{DH} = 25$  ns for -15 parts.
6. If the  $\overline{CE}$  low transition occurs simultaneously with or later than the  $\overline{WE}$  low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
7. If the  $\overline{CE}$  high transition occurs prior to or simultaneously with the  $\overline{WE}$  high transition, the output buffers remain in a high impedance state during this period.
8. If  $\overline{WE}$  is low or the  $\overline{WE}$  low transition occurs prior to or simultaneously with the  $\overline{CE}$  low transition, the output buffers remain in a high impedance state during this period.
9. Each DS1386 is marked with a four digit date code AABB. AA designates the year of manufacture. BB designates the week of manufacture. The expected  $t_{DR}$  is defined as starting at the date of manufacture.
10. All voltages are referenced to ground.
11. Applies to both interrupt pins when the alarms are set to pulse.
12. Interrupt output occurs within 100 ns on the alarm condition existing.
13. Both  $\overline{INTA}$  and  $\overline{INTB}$  (INTB) are open drain outputs.

**AC TEST CONDITIONS**

Output Load: 50 pF + 1TTL Gate

Input Pulse Levels: 0-3.0V


Timing Measurement Reference Levels

Input: 1.5V

Output: 1.5V

Input Pulse Rise and Fall Times: 5 ns.

**DS1386 32 PIN 740 MIL MODULE**



| PKG | 32-PIN |       |       |
|-----|--------|-------|-------|
|     | DIM    | MIN   | MAX   |
| A   | IN.    | 1.720 | 1.740 |
|     | MM     | 43.69 | 44.20 |
| B   | IN.    | 0.720 | 0.740 |
|     | MM     | 18.29 | 18.80 |
| C   | IN.    | 0.395 | 0.415 |
|     | MM     | 10.03 | 10.54 |
| D   | IN.    | 0.090 | 0.120 |
|     | MM     | 2.29  | 3.05  |
| E   | IN.    | 0.017 | 0.030 |
|     | MM     | 0.43  | 0.76  |
| F   | IN.    | 0.120 | 0.160 |
|     | MM     | 3.05  | 4.06  |
| G   | IN.    | 0.090 | 0.110 |
|     | MM     | 2.29  | 2.79  |
| H   | IN.    | 0.590 | 0.630 |
|     | MM     | 14.99 | 16.00 |
| J   | IN.    | 0.008 | 0.012 |
|     | MM     | 0.20  | 0.30  |
| K   | IN.    | 0.015 | 0.021 |
|     | MM     | 0.38  | 0.53  |