

DS1742 Y2KC Nonvolatile Timekeeping RAM

FEATURES

- Integrated NV SRAM, real time clock, crystal, powerfail control circuit and lithium energy source
- Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- · Century byte register
- Totally nonvolatile with over 10 years of operation in the absence of power
- · BCD coded century, year, month, date, day, hours, minutes, and seconds with automatic leap year compensation valid up to the year 2100
- Battery voltage level indicator flag
- Power-fail write protection allows for ±10% V_{CC} power supply tolerance
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Standard JEDEC bytewide 2K x 8 static RAM pinout
- Quartz accuracy ±1 minute a month @ 25°C, factory calibrated

ORDERING INFORMATION

DS1742-XXX (5 Volt) -70 70 ns access -85 85 ns access 70 ns access -100 100 ns access DS1742W-XXX (3.3 Voli) -120 120 ns access -150 150 ns access -200 200 ns access

DESCRIPTION

The DS1742 is a full function, year 2000 compliant (Y2KC), real-time clock/calendar (RTC) and 2K x 8 non-volatile static RAM. User access to all registers within the DS1742 is accomplished with a bytewide interface as shown in Figure 1. The Real Time Clock (RTC) information and control bits reside in the eight uppermost RAM locations. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in 24 hour BCD format. Corrections for the day of the month and leap year are made automatically.

PIN ASSIGNMENT

-		 	 		
A7 🗌	1		24		VGC
A6 🗆	2		23		A8
A5 🗀	3		22		A9
A4 🖂	4		21		WE
A3 🗌	5		20	Ь	ŌE
A2 [€		19		A10
A1 🗀	7		18	Ь	ÇE
A0 🗀	8		17		DQ7
DQ0 🖂	3		15		DQs
DQ1 🗖	10		15		DQS
DØS 🖺	11		14	Ь	DQ4
SND 📑	12		13		DQ3

PIN DESCRIPTION

A0-A10	_	Address Inputs
CE		Chip Enable
ŌĒ	_	Output Enable
WE		Write Enable
V _{CC}		Power Supply Input
GND	_	Ground
DQ0-DQ7	-	Data Input/Outputs


The BTC clock registers are doubte buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1742 also contains its own power-fail circuitry which deselects the device when the V_{CC} supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low V_{CC} as errant access and update cycles are avoided.

CLOCK OPERATIONS-READING THE CLOCK

While the double buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1742 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, bit 6 of the century register, see Table 2. As long as a one remains

in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1742 registers are updated simultaneously after the internal clock register updating process has been re-enabled. Updating is within a second after the read bit is written to zero.

DS1742 BLOCK DIAGRAM Figure 1



DS1742 TRUTH TABLE Table 1

Vcc	CE	OE	WE	MODE	DQ	POWER
	VH	Х	Х	DESELECT	HIGH-Z	STANDBY
In Tolerance	V _{IL}	Х	VIL	WRITE	DATA IN	ACTIVE
m roierance	ViL	V _{fL}	VIH	READ	DATA OUT	ACTIVE
	V _{IL}	V _{IH}	VIH	READ	HIGH-Z	ACTIVE *
<tolerance>V_{BAT}</tolerance>	х	Х	Х	DESELECT	HIGH-Z	CMOS STANDBY
<v<sub>BAT</v<sub>	×	х	Х	DESELECT	HIGH-Z	DATA RETENTION MODE

SETTING THE CLOCK

As shown in Table 2, bit 7 of the century register is the write bit. Setting the write bit to a one, like the read bit, halts updates to the DS1742 registers. The user can then load them with the correct day, date and time data

in 24 hour BCD format. Resetting the write bit to a zero then transfers those values to the actual clock counters and allows normal operation to resume.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The \overline{OSC} bit is the MSB (bit 7) of the seconds registers, see Table 2. Setting it to a one stops the oscillator.

FREQUENCY TEST BIT

As shown in Table 2, bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency

as long as conditions for access remain valid (i.e., \overline{CE} low, \overline{OE} low, \overline{WE} high, and address for seconds register remain valid and stable).

CLOCK ACCURACY

The DS1742 is guaranteed to keep time accuracy to within ±1 minute per month at 25°C. The clock is calibrated at the factory by Dallas Semiconductor using special calibration nonvolatile tuning elements. The DS1742 does not require additional calibration and temperature deviations will have a negligible effect in most applications. For this reason, methods of field clock calibration are not available and not necessary.

DS1742 REGISTER MAP Table 2

				DA'	TA						
ADDRESS	В7	В,	В 5	В.	Вз	В2	В,	B ₀	FUNCTION/RANG		
7FF		10 Y	/EAR			YE	YEAR	00-99			
7FE	×	Х	х	10 MO		МО	NTH		MONTH	01-12	
7FD	Х	Х	10	DATE	DATE				DATE	0131	
7FC	BF.	FT	Х	Х	Х		DAY		DAY	01-07	
7FB	х	Х	10	HOUR		НС	UR		HOUR	00-23	
7FA	х	1	0 MINUT	ES		MIN	ЛES		MINUTES	00-59	
7F9	OSC	10	SECON	NDS	SECONDS				SECONDS	00-59	
7F8	W	В	10 C	NTURY	CENTURY				CENTURY	00-39	

OSC = STOP BIT W = WRITE BIT R = READ BIT X = SEE NOTE BELOW FT = FREQUENCY TEST BF = BATTERY FLAG

NOTE:

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

RETRIEVING DATA FROM RAM OR CLOCK

The DS1742 is in the read mode whenever \overline{OE} (output enable) is low, \overline{WE} (write enable) is high, and \overline{CE} (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within t_{AA} after the last address input is stable, providing that the \overline{CE} , and \overline{OE} access times and states are satisfied. If \overline{CE} , or \overline{OE} access times and states are not met, valid data will be available at the latter of chip enable access (t_{CEA}) or at output enable access time (t_{OEA}). The state of the data input/output pins (DQ) is controlled by \overline{CE} , and \overline{OE} . If the outputs are activated before t_{AA} , the data lines are driven to an intermediate state until t_{AA} . If the

address inputs are changed while CE, and OE remain valid, output data will remain valid for output data hold time (t_{OH}) but will then go indeterminate until the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1742 is in the write mode whenever WE, and CE are in their active state. The start of a write is referenced to the latter occurring transition of WE, on CE. The addresses must be held valid throughout the cycle. CE, or WE must return inactive for a minimum of two prior to the initiation of another read or write cycle. Data in must be valid tops prior to the end of write and remain valid for

 t_{OH} afterward. In a typical application, the \overline{OE} signal will be high during a write cycle. However, \overline{OE} can be active provided that care is taken with the data bus to avoid bus contention. If \overline{OE} is low prior to \overline{WE} transitioning low the data bus can become active with read data defined by the address inputs. A low transition on \overline{WE} will then disable the outputs t_{WEZ} after \overline{WE} goes active.

DATA RETENTION MODE

When V_{CC} is within nominal limits ($V_{CC} > V_{PF}$) the DS1742 can be accessed as described above by read or write cycles. However, when V_{CC} is below the power–fail point V_{PF} (point at which write protection occurs) the internal clock registers and RAM is blocked from access. This is accomplished internally by inhibiting access via the \overline{CE} signal. When V_{CC} falls below the level of the internal battery supply, power input is switched from the V_{CC} pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until V_{CC} is returned to nominal level. All control, data, and address signals must be powered down when V_{CC} is powered down.

BATTERY LONGEVITY

The DS1742 has a lithium power source that is designed to provide energy for clock activity, and clock and

RAM data retention when the V_{CC} supply is not present. The capability of this internal power supply is sufficient to power the DS1742 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25°C with the internal clock oscillator running in the absence of V_{CC} power. Each DS1742 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{PF_i} the lithium energy source is enabled for battery backup operation. Actual life expectancy of the DS1742 will be much longer than 10 years since no lithium battery energy is consumed when V_{CC} is present.

BATTERY MONITOR

The DS1742 constantly monitors the battery voltage of the internal battery. The Battery Flag bit (bit 7) of the day register is used to indicate the voltage level range of the battery. This bit is not writable and should always be a one when read. If a zero is ever present, an exhausted lithium energy source is indicated and both the contents of the RTC and RAM are questionable.

ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground
Operating Temperature
Storage Temperature
Soldering Temperature

-0.3V to +6.0V 0°C to 70°C -20°C to +70°C 260°C for 10 seconds (See Note 7)

This is a stress rating only and functional operation of the device at these or any other conditions above those
indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1 Voltage All Inputs V _{CC} = 5V ±10%	V _M -	2.2		V _{CC} +0.3V	٧	1
$V_{CC} = 3.3V \pm 10\%$	VIH	2.0		V _{CC} +0.3V	٧	1
Logic 0 Voltage All Inputs V _{CC} = 5V ±10%	V _{IL}	-0.3		0.8	v	1
$V_{CC} = 3.3V \pm 10\%$	V _{IL}	-0.3		0.6	٧	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} = 5.0\text{V} \pm 10\%)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	Icc	_	х	50	mA	2, 3
TTL Standby Current (CE = V _{IH})	I _{CC1}		х	3	mA	2, 3
CMOS Standby Current (CE ≥ V _{CC} -0.2V)	l _{CC2}		Х	3	mA	2, 3
Input Leakage Current (any input)	l _{IL}	-1		+1	μА	
Output Leakage Current (any output)	lor	-1		+1	μА	
Output Logic 1 Voltage (I _{OUT} = -1.0 mA)	V _{OH}	2.4				1
Output Logic 0 Voltage (I _{OUT} = +2.1 mA)	VOL			0.4		1
Write Protection Voltage	V _{PF}	4.25	4.37	4.50	V	1
Battery Switch Over Voltage	V _{SO}		V _{BAT}			1, 4

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C to } 70^{\circ}\text{C}; V_{\text{CC}} = 3.3\text{V} \pm 10\%)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	lcc		х	30	mA	2, 3
TTL Standby Current (CE = V _{IH})	l _{CC1}	_	х	2	mA	2, 3
CMOS Standby Current (CE ≥ VCC -0.2V)	l _{CC2}		х	2	mA	2, 3
Input Leakage Current (any input)	l _{IL}	-1		+1	μА	
Output Leakage Current (any output)	lou	-1		+1	μА	
Output Logic 1 Voltage (I _{OUT} = -1.0 mA)	V _{OH}	2.4				1
Output Logic 0 Voltage (I _{OUT} = 2.1 mA)	VOL	,		0.4		1
Write Protection Voltage	V _{PF}	2.80	3.88	2.97	V	1
Battery Switch Over Voltage	V _{SO}		V _{BAT} or V _{PF}		٧	1, 4

READ CYCLE, AC CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$


		70 ns	access	85 ns	access	100 na	access		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	tRC	70		85		100		ns	
Address Access Time	†AA		70		85		100	กร	
CE to DQ Low-Z	tCEL	5		5		5		กร	
CE Access Time	[‡] CEA		70		85		100	ns	
CE Data Off Time	t _{CEZ}		25		30		35	ns	
OE to DQ Low-Z	[‡] OEL	5		5		5		กร	
OE Access Time	t _{OEA}		35		45		55	กร	
OE Data Off Time	toez		25		30		35	กร	
Output Hold from Address	tон	5		5		5		กร	

READ CYCLE, AC CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} = 3.3\text{V} \pm 10\%)$

							10 0 10 10 0 100				
		120 ns access		150 ns access		200 na	200086				
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES		
Read Cycle Time	t _{RC}	120		150		200		ns			
Address Access Time	taa		120		150		200	ns			
CE low to DQ Low-Z	∫CEL.	5		5	-	5		ns			
CE Access Time	†CEA		120		150		200	ns			
CE Data Off Time	l _{CEZ}		40		50		60	ns			
OE Low to DQ Low-Z	t _{OEL}	5		5		5		ns			
OE Access Time	[†] OEA		100		130		150	ns			
OE Data Off Time	†OEZ		35		35		40	ns			
Output Hold from Address	t _{OH}	5		5		5		ns			

READ CYCLE TIMING DIAGRAM



WRITE CYCLE, AC CHARACTERISTICS

 $(0^{\circ}\text{C to } 70^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$


								(0 0 10 10 0) 1(X = 010 1 1 10 N				
	70 ns access		85 ns access		198 na	acce88						
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES				
łwc	70		85		100		ns					
tas	0		0		0		ns					
lwew	50		60		70		ns					
lcew	55		65		75		ns	·				
tos	30		35		40		ns					
фн	0		0		0		ns					
t _{AH}	0		0		0		ns					
İWEZ		25		30		35	ns					
twn	5		5		5		กร					
	tas twew tcew tps the	SYMBOL MIN	SYMBOL MIN MAX NWC 70	SYMBOL MIN MAX MIN IWC 70 85 LAS 0 0 IWEW 50 60 LCEW 55 65 LDS 30 35 LDH 0 0 IAH 0 0 IWEZ 25	SYMBOL MIN MAX MIN MAX twc 70 85 tas 0 0 twew 50 60 tcew 55 65 tds 30 35 tdh 0 0 tah 0 0 twez 25 30	70 ns access 85 ns access 100 ns SYMBOL MIN MAX MIN MAX MIN lwc 70 85 100 tas 0 0 0 lwew 50 60 70 lcew 55 65 75 lbs 30 35 40 toh 0 0 0 tah 0 0 0 lwez 25 30	70 ns access 85 ns access 100 ns access SYMBOL MIN MAX MIN MAX MIN MAX twc 70 85 100 0 tas 0 0 0 0 twew 50 60 70 0 tcew 55 65 75 0 tDS 30 35 40 0 tDH 0 0 0 0 tAH 0 0 0 35 twez 25 30 35	70 ns accese 85 ns accese 100 ns accese SYMBOL MIN MAX MIN MAX MIN MAX UNITS twc 70 85 100 ns tAS 0 0 0 ns twew 50 60 70 ns tcew 55 65 75 ns tDS 30 35 40 ns tDH 0 0 0 ns tAH 0 0 0 ns twez 25 30 35 ns				

WRITE CYCLE, AC CHARACTERISTICS


 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} = 3.3\text{V} \pm 10\%)$

	10 010 10 01 10C = 0101 x 1010								
		120 ns	access	150 ns	access	200 n s	*CC#88		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write Cycle Time	lwc	120		150		200		ns	5
Address Setup Time	tas	0		0		0		ns	5
WE Pulse Width	twew	100		130		150		ns	5
CE Pulse Width	tcew	110		140		180		ns	5
Data Setup Time	tos	80		90	ł	100		ns	5
Data Hold time	t _{DH}	0		0		0		ns	5
Address Hold Time	t _{AH}	0		0		0		ns	5
WE Data Off Time	Iwez		40		50		60	ns	5
Write Recovery Time	lwa	10		10		10		ns	5

WRITE CYCLE TIMING DIAGRAM, WRITE ENABLE CONTROLLED



WRITE CYCLE TIMING DIAGRAM, $\overline{\text{CE}}$, CONTROLLED




POWER-UP/DOWN AC CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE or WE at V _{IH} , CE2 at V _{IL} , Before Power-down	t _{PD}	0			μs	
V _{CC} Fall Time: V _{PF} (MAX) to V _{PF} (Min)	t _F	300			με	
V _{CC} Fall Time: V _{PF} (MIN) to V _{SO}	t _{FB}	10		1	μs	
V _{CC} Rise Time: V _{PF} (MIN) to V _{PF} (MAX)	t _R	0			μѕ	
Power-up Recover Time	tREC			35	ms	
Expected Data Retention Time (Oscillator On)	lon	10			years	5, 6

POWER-UP/DOWN WAVEFORM TIMING 5 VOLT DEVICE




POWER-UP/DOWN CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} = 3.3\text{V} \pm 10\%)$

						<u> </u>	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
CE or WE at V _{IH} , Before Power–Down	t _{PD}	0			μs		
V _{CC} Fall Time: V _{PF(MAX)} to V _{PF(Min)}	te	300			μs		
V _{CC} Rise Time: V _{PF(MIN)} to V _{PF(MAX)}	t _H	0			μs		
Power-up Recovery Time	IREC			35	ms		
Expected Data Retention Time (Oscillator On)	ton	10			years	5, 6	

POWER-UP/DOWN WAVEFORM TIMING 3.3 VOLT DEVICE



CAPACITANCE

 $(t_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all input pins	CIN			7	pF	
Capacitance on all output pins	Co			10	p₽	

AC TEST CONDITIONS

Output Load:

100 pF + 1TTL Gate

Input Pulse Levels:

0.0 to 3.0 Volts

Timing Measurement Reference Levels:

Input: 1.5V


Output: 1.5V

Input Pulse Rise and Fall Times: 5 ns


NOTES:

- 1. Voltages are referenced to ground.
- 2. Typical values are at 25°C and nominal supplies.
- 3. Outputs are open.
- 4. Battery switch over occurs at the lower of either the battery terminal voltage or VPF.
- 5. Data retention time is at 25°C.
- Each DS1742 has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The
 expected t_{DB} is defined as a cumulative time in the absence of V_{CC} starting from the time power is first applied
 by the user.
- 7. Real--Time Clock Modules can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used to prevent damage to the crystal.

DS1742 24-PIN PACKAGE







PKG	24-PIN			
DIM	MM	MAX		
A M.	1 270 37 34	1 290 37 85		
B 144. Mari	0 875 17 15	0.700 17.78		
CIN.	0 315 8 00	0 335 8 51		
D IN.	0 075 1 91	0 105 2.67		
E M.	0 015 0 38	0 030 0 76		
F M. MM	0 140 3 56	0 180 4 57		
G IM. MM	0 090 2 29	0 110 2 79		
H M.	0 590 14 99	0.630 16.00		
J M.	0 010 0 25	0 018 0 45		
K W.	0 015 0 43	0.025 0.58		