Low Skew, 1-to-22 Differential-to-3.3V LVPECL Fanout Buffer

GENERAL DESCRIPTION




The ICS8534-01 is a low skew, 1-to-22 Differential-to-3.3V LVPECL Fanout Buffer and a member of the HiPerClockS™Family of High Performance Clock Solutions from ICS. The ICS8534-01 has two selectable clock inputs. The CLK, nCLK pair can

accept most standard differential input levels. The PCLK, nPCLK pair can accept LVPECL, CML, or SSTL input levels. The device is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the OE pin. The ICS8534-01's low output and part-to-part skew characteristics make it ideal for workstation, server, and other high performance clock distribution applications.


FEATURES

- 22 differential LVPECL outputs
- Selectable differential CLK, nCLK or LVPECL clock inputs
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- Maximum output frequency: 500MHz
- Output skew: 100ps (maximum)
- Translates any single-ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Additive phase jitter, RMS: 0.04ps (typical)
- · 3.3V supply mode
- 0°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



64-Lead TQFP E-Pad 10mm x 10mm x 1.0mm package body Y package Top View

Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1, 16, 17, 32, 33, 48, 49, 64	V _{cco}	Power		Output supply pins.
2, 3, 12, 13	nc	Unused		No connect.
4	V _{cc}	Power		Core supply pin.
5	CLK	Input	Pulldown	Non-inverting differential clock input pair.
6	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input pair. Pulled to ² / ₃ V _{cc} .
7	CLK_SEL	Input	Pullup	Clock select input. When HIGH, selects PCLK, nPCLK inputs. When LOW, selects CLK, nCLK inputs. LVCMOS / LVTTL interface levels.
8	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input pair.
9	nPCLK	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input pair. Pulled to $^2\!/_{_3}\mathrm{V_{cc}}.$
10	$V_{_{EE}}$	Power		Power supply ground.
11	OE	Input	Pullup	Output enable. When logic HIGH, the outputs are enabled (default). When logic LOW, the outputs are disabled and drive differential low: Qx = LOW, nQx = HIGH. LVCMOS / LVTTL interface levels.
14, 15	nQ21, Q21	Output		Differential clock outputs. LVPECL interface levels.
18, 19	nQ20, Q20	Output		Differential clock outputs. LVPECL interface levels.
20, 21	nQ19, Q19	Output		Differential clock outputs. LVPECL interface levels.
22, 23	nQ18, Q18	Output		Differential clock outputs. LVPECL interface levels.
24, 25	nQ17, Q17	Output		Differential clock outputs. LVPECL interface levels.
26, 27	nQ16, Q16	Output		Differential clock outputs. LVPECL interface levels.
28, 29	nQ15, Q15	Output		Differential clock outputs. LVPECL interface levels.
30, 31	nQ14, Q14	Output		Differential clock outputs. LVPECL interface levels.
34, 35	nQ13, Q13	Output		Differential clock outputs. LVPECL interface levels.
36, 37	nQ12, Q12	Output		Differential clock outputs. LVPECL interface levels.
38, 39	nQ11, Q11	Output		Differential clock outputs. LVPECL interface levels.
40, 41	nQ10, Q10	Output		Differential clock outputs. LVPECL interface levels.
42, 43	nQ9, Q9	Output		Differential clock outputs. LVPECL interface levels.
44, 45	nQ8, Q8	Output		Differential clock outputs. LVPECL interface levels.
46, 47	nQ7, Q7	Output		Differential clock outputs. LVPECL interface levels.
50, 51	nQ6, Q6	Output		Differential clock outputs. LVPECL interface levels.
52, 53	nQ5, Q5	Output		Differential clock outputs. LVPECL interface levels.
54, 55	nQ4, Q4	Output		Differential clock outputs. LVPECL interface levels.
56, 57	nQ3, Q3	Output		Differential clock outputs. LVPECL interface levels.
58, 59	nQ2, Q2	Output		Differential clock outputs. LVPECL interface levels.
60, 61	nQ1, Q1	Output		Differential clock outputs. LVPECL interface levels.
62, 63	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			37		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			75		ΚΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inp	outs	Outputs		
OE CLK_SEL		Q0:Q21	nQ0:nQ21	
0	0	LOW	HIGH	
0	1	LOW	HIGH	
1	0	CLK	nCLK	
1	1	PCLK	nPCLK	




FIGURE 1. OE TIMING DIAGRAM

Low Skew, 1-TO-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc} 4.6V

-0.5V to $V_{CC} + 0.5V$ Inputs, V₁

Outputs, I_{\odot}

Continuous Current 50mA Surge Current 100mA

22.3°C/W (0 lfpm) Package Thermal Impedance, θ_{IA}

Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta=0°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{cco}	Ouptut Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				230	mA

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, Ta=0°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	OE, CLK_SEL				5	μΑ
I	Input Low Current	OE, CLK_SEL		-150			μΑ

Table 4C. Differential DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta=0°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I'IH	Input High Current	nCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
	Input Low Current	CLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
I _{IL}		nCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input Voltage			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: Common mode voltage is defined as V_{IH}.

NOTE 2: For single ended applications, the maximum input voltage for CLK and nCLK is V_{cc} + 0.3V.

Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

Table 4D. LVPECL DC Characteristics, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, Ta=0°C to 85°C

Symbol	Parameter	Parameter		Minimum	Typical	Maximum	Units
,	Input High Current	PCLK	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I'IH	Input High Current	nPCLK	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
,	Innut Low Current	PCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
I _{IL}	Input Low Current	nPCLK	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input	Voltage		0.3		1	٧
V _{CMR}	Common Mode Inpu	ut Voltage; NOTE 1, 2		V _{EE} + 1.5		V _{cc}	V
V _{OH}	Output High Voltage; NOTE 3			V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 3			V _{cc} - 2.0		V _{cc} -1.7	V
V _{SWING}	Peak-to-Peak Outpu	t Voltage Swing		0.6		1.0	V

NOTE 1: Common mode voltage is defined as V_{IH}.

NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is $V_{\rm cc}$ + 0.3V.

NOTE 3: Outputs terminated with 50Ω to V_{cco} - 2V.

Table 5. AC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta=0°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				500	MHz
t _{PD}	Propagation Delay; NOTE 1	$f \leq 500 MHz$	2.0		3.0	ns
tsk(o)	Output Skew; NOTE 2, 5				100	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 5				700	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section; NOTE 4	(12KHz to 20MHz)		0.04		ps
$t_{\rm R}/t_{\rm F}$	Output Rise/Fall Time	20% to 80%	200		700	ps
t _s	Setup Time		1.0			ns
t _H	Hold Time		0.5			ns
odo	Output Duty Cycle	f ≤ 266MHz	48		52	%
odc	Output Duty Cycle	266 < f ≤ 500MHz	46		54	%

All parameters measured at ${\rm f}_{\rm \tiny MAX}$ unless noted otherwise.

Special thermal considerations may be required. See Applications Section.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions at the same temperature. Using the same type of inputs on each device,

the outputs are measured at the differential cross points.

NOTE 4: Driving only one input clock.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in

the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




OFFSET FROM CARRIER FREQUENCY (Hz)


As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The de-

vice meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.




PARAMETER MEASUREMENT INFORMATION







3.3V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




PART-TO-PART SKEW



OUTPUT SKEW



OUTPUT RISE/FALL TIME



PROPAGATION DELAY




APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{\rm CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm cc}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 4A to 4E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 4B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 4E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 5A to 5F* show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 5A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN OPEN COLLECTOR CML DRIVER




FIGURE 5B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 5C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 5D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 5E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 5F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER

ICS8534-01

Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

THERMAL RELEASE PATH

The exposed metal pad provides heat transfer from the device to the P.C. board. The exposed metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is con-

tacted through solder as shown in *Figure 6*. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 6. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8534-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8534-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 230mA = **796.95mW**
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 22 * 30mW = 660mW

Total Power MAX (3.465V, with all outputs switching) = 797mW + 660mW = 1457mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\rm JA}$ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 17.2°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 1.457\text{W} * 17.2^{\circ}\text{C/W} = 110.1^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 64-Pin TQFP, E-Pad, Forced Convection


θ_{JA} by Velocity (L	inear Feet per N	linute)		
Multi-Layer PCB, JEDEC Standard Test Boards	0 22.3°C/W	200 17.2°C/W	500 15.1°C/W	

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CCO} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

ICS8534-01 Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

RELIABILITY INFORMATION

Table 8. $\theta_{\text{JA}} \text{vs. Air Flow Table for 64 Lead TQFP, E-Pad}$

 θ_{IA} by Velocity (Linear Feet per Minute)

200 500 Multi-Layer PCB, JEDEC Standard Test Boards 22.3°C/W 17.2°C/W 15.1°C/W

TRANSISTOR COUNT

The transistor count for ICS8534-01 is: 1474



PACKAGE OUTLINE - Y SUFFIX FOR 64 LEAD TQFP, E-PAD




TABLE 9. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
CVMPOL		ACD-HD						
SYMBOL	MINIMUM	NOMINAL	MAXIMUM					
N		64						
Α			1.20					
A1	0.05	0.10	0.15					
A2	0.95	1.0	1.05					
b	0.17	0.22	0.27					
С	0.09		0.20					
D		12.00 BASIC						
D1		10.00 BASIC						
D2		7.50 Ref.						
E		12.00 BASIC						
E1		10.00 BASIC						
E2		7.50 Ref.						
е		0.50 BASIC						
L	0.45	0.60	0.75					
θ	0°		7°					
ccc			0.08					
D3 & E3	2.0		10.0					

Reference Document: JEDEC Publication 95, MS-026



ICS8534-01

Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS8534AY-01	ICS8534AY-01	64 lead TQFP, E-Pad	160 per tray	0°C to 85°C
ICS8534AY-01T	ICS8534AY-01	64 lead TQFP, E-Pad on Tape and Reel	500	0°C to 85°C

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



ICS8534-01

Low Skew, 1-to-22 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

	REVISION HISTORY SHEET							
Rev	Table	Page	Description of Change	Date				
Α		15	Updated Package Outline and Package Dimensions.	11/19/04				