

Data Sheet March 21, 2007 FN6461.0

## Ultra Low ON-Resistance, Low Voltage, Single Supply, Single SPST/1:2 Distribution Analog Switch

The Intersil ISL54054 and ISL54055 devices consist of low ON-resistance, low voltage, bi-directional SPST analog switches designed to operate from a single +1.8V to +5.5V supply. These devices have an unique architecture. They have two signal pins (pin 1 and pin 3) that are simultaneously connected or disconnected to a common pin (pin 4) under the control of a single logic control pin (pin 6). The ISL54054 switches are OFF when the logic is low and ON when the logic is high. The ISL54055 switches are ON when the logic is low and OFF when the logic is high. This architecture allows these devices to be used as a single SPST switch or as a distribution switch to distribute a single source to two different loads.

SPST operation is achieved by using one of the signal pins while floating the other signal pin or by externally connecting the two signal pins together. When both signal pins are tied together, the  $r_{ON}$  of the SPST is reduced by half, from  $1\Omega$  to  $0.5\Omega$  (when operated with a 5V supply).

Targeted applications include battery powered equipment that benefit from low  $r_{ON}$  resistance, excellent  $r_{ON}$  flatness, and fast switching speeds ( $t_{ON}$  = 12ns,  $t_{OFF}$  = 12ns). The digital logic input is 1.8V logic compatible when using a single 2.7V to +3.6V supply and TTL compatible when the supply is > +3.6V.

The ISL54054 and the ISL54055 are offered in a 6 Ld 1.2mmx1.0mmx0.5mm  $\mu$ TDFN package, alleviating board space limitations.

The ISL54054 has two normally open (NO) switches and the ISL54055 has two normally closed (NC) switches.

**TABLE 1. FEATURES AT A GLANCE** 

	ISL54054	ISL54055		
Number of Switches	1	1		
sw	NO	NC		
1.8V r <sub>ON</sub>	1.1Ω	1.1Ω		
1.8V t <sub>ON</sub> /t <sub>OFF</sub>	115ns/90ns	115ns/90ns		
3V r <sub>ON</sub>	0.51Ω	0.51Ω		
3V t <sub>ON</sub> /t <sub>OFF</sub>	22ns/17ns	22ns/17ns		
5V r <sub>ON</sub>	0.34Ω	0.34Ω		
5V t <sub>ON</sub> /t <sub>OFF</sub>	12ns/12ns 12ns/12			
Packages	6 Ld μTDFN			

#### **Features**

•	ON-resistance (r <sub>ON</sub> ) (Signal Pins Connected)
	- V <sub>CC</sub> = +5.0V
	- $V_{CC}$ = +3.0 $V$ 0.51 $Ω$
	- $V_{CC}$ = +1.8 $V$
•	$r_{ON}$ flatness (+4.5V Supply) 0.13 $\Omega$
•	Single supply operation +1.8V to +5.5V
•	Fast switching action (+4.5V Supply)
	- t <sub>ON</sub>
	- t <sub>OFF</sub> 12ns
•	ESD HBM rating >6kV

- 1.8V logic compatible (+3V supply)
- Available in 6 lead µTDFN Package
- Pb-free plus anneal available (RoHS compliant)

## **Applications**

- · Battery powered, handheld and portable equipment
  - Cellular/mobile phones
  - Pagers
  - Laptops, notebooks, palmtops
- · Portable test and measurement
- · Medical equipment
- · Audio and video switching

#### Related Literature


 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"


## **Ordering Information**

PART NUMBER (Note)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG.#
ISL54054IRUZ-T	D	-40 to +85	6 Ld μTDFN Tape and Reel	L6.1.2x1.0A
ISL54055IRUZ-T	Е	-40 to +85	6 Ld μTDFN Tape and Reel	L6.1.2x1.0A

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Pinouts (Note 1)





#### NOTE:

1. Switches Shown for Logic "0" Input.

## Truth Table

LOGIC	ISL54054 Both NO Switches	ISL54055 Both NC Switches
0	Off	On
1	On	Off

NOTE: Logic "0" ≤0.5V. Logic "1" ≥1.4V with a 3V supply.

## Pin Descriptions

PIN	FUNCTION
V+	System Power Supply Input (+1.8V to +5.5V)
GND	Ground Connection
IN	Digital Control Input
COM	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin

## ISL54054, ISL54055

## **Absolute Maximum Ratings**

V+ to GND
Input Voltages
NO, NC, IN (Note 2)0.5 to ((V+) + 0.5V)
Output Voltages
COM (Note 2)0.5 to ((V+) + 0.5V)
Continuous Current NO, NC, or COM $\pm 300$ mA
Peak Current NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max) ±600mA
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) >6kV
Machine Model (Per EIAJ ED-4701 Method C-111)>200V
Charged Device Model (Per EOS/ESD DS5.3, 4/14/93)>1000V

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	θ <sub>JA</sub> (°C/W)
6 Ld μTDFN Package	175
Maximum Junction Temperature (Plastic Package)	+150°C
Maximum Storage Temperature Range65	°C to +150°C
Maximum Lead Temperature (Soldering 10s)	+300°C
(Lead Tips Only)	
Pb-free reflow profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

### **Operating Conditions**

V+ (Positive DC Supply Voltage)	1.8V to 5.5V
Analog Signal Range	0V to V+
V <sub>IN</sub> (Digital Logic Input Voltage (IN)	0V to V+
Temperature Range	0°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES

- 2. Signals on NC, NO, IN, or COM exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 3.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

## **Electrical Specifications - 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERI	STICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON-Resistance, r <sub>ON</sub>	$V + = 4.5V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V +$ ,	25	-	0.36	-	Ω
(Nx Inputs Connected)	(See Figure 4)	Full	-	0.49	-	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	$V+ = 4.5V$ , $I_{COM} = 100mA$ , $V_{NO}$ or $V_{NC} = 0V$ to $V+$ ,	25	-	0.12	-	Ω
(Nx Inputs Connected)	(Note 7)	Full	-	0.13	-	Ω
ON-Resistance, r <sub>ON</sub>	$V + = 4.5V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V +$ ,	25	-	0.85	-	Ω
(Single Nx Input)	(See Figure 4)	Full	-	1.1	-	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	$V + = 4.5V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V +$ ,	25	-	0.25	-	Ω
(Single Nx Input)	(Note 7)	Full	-	0.25	-	Ω
NO or NC OFF Leakage Current,	V+ = 5.5V, V <sub>COM</sub> = 0.3V, 5V, V <sub>NO</sub> or V <sub>NC</sub> = 5V, 0.3V	25	-10	5	10	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>		Full	-150	-	150	nA
COM ON Leakage Current,	$V + = 5.5V$ , $V_{COM} = 0.3V$ , 5V, or $V_{NO}$ or $V_{NC} = 0.3V$ , 5V,	25	-20	9	20	nA
I <sub>COM(ON)</sub>	or floating	Full	-300	-	300	nA
DYNAMIC CHARACTERISTICS					1	
Turn-ON Time, t <sub>ON</sub>	V+ = 4.5V, $V_{NO}$ or $V_{NC}$ = 3.0V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF	25	-	12	-	ns
	(See Figure 1)	Full	-	15	-	ns
Turn-OFF Time, t <sub>OFF</sub>	$V + = 4.5V$ , $V_{NO}$ or $V_{NC} = 3.0V$ , $R_L = 50\Omega$ , $C_L = 35pF$	25	-	12	-	ns
	(See Figure 1)	Full	-	15	-	ns
Charge Injection, Q	$V_G = 0V$ , $R_G = 0\Omega$ , $C_L = 1.0$ nF (See Figure 2)	25	-	71	-	pC
OFF Isolation (Nx Inputs Connected)	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 100kHz$ , $V_{COM} = 1V_{RMS}$ (See Figure 3)	25	-	74	-	dB
OFF Isolation (Single Nx Input)	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 100kHz$ , $V_{COM} = 1V_{RMS}$ (See Figure 3)	25	-	83	-	dB

## ISL54054, ISL54055

## **Electrical Specifications - 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Notes 4, 6), Unless Otherwise Specified **(Continued)** 

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
-3dB Bandwidth (Nx Inputs Connected)	$R_L = 50\Omega$	25	-	72	-	MHz
-3dB Bandwidth (Single Nx Input)	$R_L = 50\Omega$	25	-	138	-	MHz
NO or NC OFF Capacitance, C <sub>OFF</sub> (Nx Inputs Connected)	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V (See Figure 5)	25	-	30	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub> (Nx Inputs Connected)	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ (See Figure 5)	25	-	62	-	pF
NO or NC OFF Capacitance, COFF (Single Nx Input)	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ (See Figure 5)	25	-	16	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub> (Single Nx Input)	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V (See Figure 5)	25	-	89	-	pF
POWER SUPPLY CHARACTERIST	rics	1				
Power Supply Range		Full	1.8	-	5.5	V
Positive Supply Current, I+	V+ = 5.5V, V <sub>IN</sub> = 0V or V+	25	-	-	0.5	μА
		Full	-	-	1.0	μА
DIGITAL INPUT CHARACTERISTIC	CS CS	<u>.</u>				
Input Voltage Low, V <sub>INL</sub>		Full	-	-	0.8	V
Input Voltage High, V <sub>INH</sub>		Full	2.4	-	-	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V+ = 5.5V, V <sub>IN</sub> = 0V or V+	Full	-1	-	1	μА

## **Electrical Specifications - 3V Supply**

Test Conditions: V+ = +2.7V to +3.6V, GND = 0V,  $V_{INH}$  = 1.4V,  $V_{INL}$  = 0.5V (Notes 4, 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTERI	STICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON-Resistance, r <sub>ON</sub>	$V + = 2.7V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V +$ ,	25	-	0.57	0.65	Ω
(Nx Inputs Connected)	(See Figure 4)	Full	-	0.73	1.0	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	$V+ = 2.7V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V+$ ,	25	-	0.2	0.4	Ω
(Nx Inputs Connected)	Note 7)	Full	-	0.2	0.5	Ω
ON-Resistance, r <sub>ON</sub>	$V+ = 2.7V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V+$ ,	25	-	1.3	1.7	Ω
(Single Nx Input)	(See Figure 4)	Full	-	1.6	2.0	Ω
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	$V+ = 2.7V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V+$ , (Note 7)	25	-	0.4	0.6	Ω
(Single Nx Input)		Full	-	0.4	0.7	Ω
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	V+ = 2.7V, $V_{NO}$ or $V_{NC}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF	25	-	22	-	ns
	(See Figure 1)	Full	-	25	-	ns
Turn-OFF Time, t <sub>OFF</sub>	$V + = 2.7V$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $R_L = 50\Omega$ , $C_L = 35pF$	25	-	17	-	ns
	(See Figure 1)	Full	-	20	-	ns
Charge Injection, Q	$V_G = 0V$ , $R_G = 0\Omega$ , $C_L = 1.0$ nF (See Figure 2)	25	-	42	-	рС
OFF Isolation (Nx Inputs Connected)	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 100kHz$ , $V_{COM} = 1V_{RMS}$ (See Figure 3)	25	-	74	-	dB
OFF Isolation (Single Nx Input)	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 100kHz$ , $V_{COM} = 1V_{RMS}$ (See Figure 3)	25	-	83	-	dB
NO or NC OFF Capacitance, C <sub>OFF</sub> (Nx Inputs Connected)	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ (See Figure 5)	25	-	30	-	pF

## ISL54054, ISL54055

## **Electrical Specifications - 3V Supply**

Test Conditions: V+=+2.7V to +3.6V, GND = 0V,  $V_{INH}=1.4V$ ,  $V_{INL}=0.5V$  (Notes 4, 6), Unless Otherwise Specified **(Continued)** 

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
COM ON Capacitance, C <sub>COM(ON)</sub> (Nx Inputs Connected)	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ (See Figure 5)	25	-	62	-	pF
NO or NC OFF Capacitance, COFF (Single Nx Input)	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V (See Figure 5)	25	-	16	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub> (Single Nx Input)	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V (See Figure 5)	25	-	89	-	pF
DIGITAL INPUT CHARACTERISTIC	CS CS	1	'			
Input Voltage Low, V <sub>INL</sub>		Full	-	-	0.5	V
Input Voltage High, V <sub>INH</sub>		Full	1.4	-	-	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V+ = 3.6V, V <sub>IN</sub> = 0V or V+	Full	-1	-	1	μА

## **Electrical Specifications - 1.8V Supply**

Test Conditions: V+ = +1.8V, GND = 0V,  $V_{INH}$  = 1.8V,  $V_{INL}$  = 0V (Notes 4, 6), Unless Otherwise Specified


PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 5) MIN	TYP	(NOTE 5) MAX	UNITS
ANALOG SWITCH CHARACTER	ISTICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON-Resistance, r <sub>ON</sub>	$V+ = 1.8V$ , $I_{COM} = 100mA$ , $V_{NO}$ or $V_{NC} = 0V$ to $V+$ ,	25	-	1.1	-	Ω
(Nx Inputs Connected)	Pins 1 and 3 connected, (See Figure 4)		-	1.3	-	Ω
ON-Resistance, r <sub>ON</sub>	$V+ = 1.8V$ , $I_{COM} = 100$ mA, $V_{NO}$ or $V_{NC} = 0V$ to $V+$	25	-	2.3	-	Ω
(Single Nx Input)	(See Figure 4)		-	2.53	-	Ω
DYNAMIC CHARACTERISTICS			1			
Turn-ON Time, t <sub>ON</sub>	V+ = 1.8V, $V_{NO}$ or $V_{NC}$ = 1.5V, $R_L$ = 50 $\Omega$ , $C_L$ = 35pF (See Figure 1)	25	-	115	=	ns
		Full	-	246	-	ns
Turn-OFF Time, t <sub>OFF</sub>	$V+ = 1.8V$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $R_L = 50\Omega$ , $C_L = 35pF$	25	-	90	-	ns
	(See Figure 1)		-	192	-	ns
Charge Injection, Q	$V_G = 0V$ , $R_G = 0\Omega$ , $C_L = 1.0$ nF (See Figure 2)	25	-	22	-	pC

#### NOTES:

- 4.  $V_{IN}$  = input voltage to perform proper function.
- 5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 6. Parts are 100% tested at +25°C. Limits across the full temperature range are guaranteed by design and correlation.
- 7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range.


intersi

## Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 1A. MEASUREMENT POINTS



Repeat test for all switches. C<sub>L</sub> includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + r_{(ON)}}$ 

FIGURE 1B. TEST CIRCUIT

#### FIGURE 1. SWITCHING TIMES




FIGURE 2A. MEASUREMENT POINTS




FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION




FIGURE 3. OFF ISOLATION TEST CIRCUIT




FIGURE 4.  $r_{ON}$  TEST CIRCUIT

## Test Circuits and Waveforms (Continued)




FIGURE 5. CAPACITANCE TEST CIRCUIT

## **Detailed Description**

The Intersil ISL54054 and ISL54055 devices consist of low ON-resistance, low voltage, bi-directional analog switches designed to operate from a single +1.8V to +5.5V supply. With a single supply of 5V the typical on-resistance is only 0.34 $\Omega$ , with a typical turn-on and turn-off time of:  $t_{ON}$  = 12ns,  $t_{OFF}$  = 12ns. The devices are especially well suited for portable battery powered equipment due to its low operating supply voltage (1.8V), low power consumption (5.5 $\mu$ W), low leakage currents (300nA max) and the tiny  $\mu$ TDFN package.

These devices have an unique architecture. They have two signal pins (pin 1 and pin 3) that are simultaneously connected or disconnected to a single common pin (pin 4) under the control of a single logic control pin (pin 6). The ISL54054 switches are OFF when the logic is low and ON when the logic is high. The ISL54055 are ON when the logic is low and OFF when the logic is high. This architecture allows these devices to be used as a single SPST switch or as a distribution switch to distribute a single source to two different loads.

SPST operation is achieved by using one of the Nx signal pins while floating the other Nx signal pin or by externally connecting the two Nx signal pins together. When both signal pins are tied together, the  $r_{ON}$  of the SPST is reduced by half, from  $1\Omega$  to  $0.5\Omega$  (when operated with a 5V supply).

The ISL54054 is a normally open (NO) SPST analog switch. The ISL54055 is a normally closed (NC) SPST analog switch.

### Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents, which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (see Figure 6). To prevent forward biasing these diodes, V+ must be applied before any input signals, and the input signal voltages must remain between V+ and GND. If these

conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a  $1k\Omega$  resistor in series with the input (see Figure 6). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the purpose of using a low  $r_{ON}$  switch. Connecting schottky diodes to the signal pins (as shown in Figure 6) will shunt the fault current to the supply or to ground, thereby protecting the switch. These schottky diodes must be sized to handle the expected fault current.




FIGURE 6. OVERVOLTAGE PROTECTION

FN6461.0 March 21, 2007

<u>intersil</u>

#### **Power-Supply Considerations**

The construction of the ISL54054 and the ISL54055 is typical of most single supply CMOS analog switches in that they have two supply pins: V+ and GND. V+ and GND drive the internal CMOS switches and set their analog voltage limits. Unlike switches with a 4.5V maximum supply voltage, the ISL54054 and the ISL54055's 5.5V maximum supply voltage provides plenty of room for the 10% tolerance of 4.5V supplies, as well as room for overshoot and noise spikes.

The minimum recommended supply voltage is 1.8V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance Curves* on page for details.

V+ and GND also power the internal logic and level shiftier. The level shiftier converts the input logic levels to switched V+ and GND signals to drive the analog switch gate terminals.

This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration.

#### Logic-Level Thresholds

This switch family is 1.8V logic compatible (0.5V and 1.4V) over a supply range of 2.5V to 5V (see Figure 19). At 5V the V $_{\rm IH}$  level is about 1.38V. This is still below the 1.8V CMOS guaranteed high output minimum level of 1.4V, but noise margin is reduced. At 1.8V operation the V $_{\rm IL}$  level is around 0.1V and can only be used in 1.8V applications with minimal ground bounce.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

#### High-Frequency Performance

In  $50\Omega$  systems, the ISL54054 and the ISL54055 have a - 3dB bandwidth of 72MHz with Nx pins connected and 138MHz for a single Nx input (see Figure 20). The frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An OFF switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off isolation is the resistance to this feedthrough. Figure 21 details the high off isolation rejection provided by this family. At 100kHz, off isolation in  $50\Omega$  systems is about 74dB with Nx pins connected and 83dB with a single Nx input, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease off isolation rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

#### Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and GND. One of these diodes conducts if any analog signal exceeds V+ or GND.

Virtually all the analog leakage current comes from the ESD diodes to V+ or GND. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and V+ or GND.

#### Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified




FIGURE 7. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE (NX PINS CONNECTED)




FIGURE 8. ON-RESISTANCE vs SWITCH VOLTAGE (NX PINS CONNECTED)

## Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)




FIGURE 9. ON-RESISTANCE VS SWITCH VOLTAGE (NX PINS CONNECTED)




FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE (NX PINS CONNECTED)




FIGURE 11. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE (SINGLE NX INPUT)




FIGURE 12. ON-RESISTANCE vs SWITCH VOLTAGE (SINGLE NX INPUT)




FIGURE 13. ON-RESISTANCE vs SWITCH VOLTAGE (SINGLE NX INPUT)




FIGURE 14. ON-RESISTANCE vs SWITCH VOLTAGE (SINGLE NX INPUT)

## Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)




FIGURE 15. TURN ON TIME vs SUPPLY VOLTAGE (ISL54054)




FIGURE 16. TURN OFF TIME vs SUPPLY VOLTAGE (ISL54054)




FIGURE 17. TURN ON TIME vs SUPPLY VOLTAGE (ISL54055)




FIGURE 18. TURN OFF TIME vs SUPPLY VOLTAGE (ISL54055)




FIGURE 19. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE





FIGURE 20. FREQUENCY RESPONSE

## Typical Performance Curves T<sub>A</sub> = +25°C, Unless Otherwise Specified (Continued)








FIGURE 22. CHARGE INJECTION vs SWITCH VOLTAGE

## Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:

57

PROCESS:


Submicron CMOS


## Ultra Thin Dual Flat No-Lead Plastic Package (UTDFN)




7X 0.08 C DETAIL A

A1 A3 C
SIDE VIEW SEATING PLANE







# **L6.1.2x1.0A**6 LEAD ULTRA THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

	MILLIMETERS			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.45	0.50	0.55	-
A1	-	-	0.05	-
А3		-		
b	0.15	0.20	0.25	5
D	0.95	1.00	1.05	-
Е	1.15	1.20	1.25	-
е		-		
L	0.30	0.35	0.40	-
L1	0.40	0.45	0.50	-
N		2		
Ne	3			3
θ	0	-	12	4

Rev. 2 8/06

#### NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Ne refers to the number of terminals on E side.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Maximum package warpage is 0.05mm.
- 8. Maximum allowable burrs is 0.076mm in all directions.
- 9. JEDEC Reference MO-255.
- For additional information, to assist with the PCB Land Pattern Design effort, see Intersil Technical Brief TB389.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com