

## Data Sheet

**ADG888**

### FEATURES

**1.8 V to 5.5 V operation**

**Ultralow on resistance**

**0.4 Ω typical**

**0.6 Ω maximum at 5 V supply**

**Excellent audio performance, ultralow distortion**

**0.07 Ω typical**

**0.14 Ω maximum  $R_{ON}$  flatness**

**High current carrying capability**

**400 mA continuous**

**600 mA peak current at 5 V**

**Automotive temperature range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$**

**Rail-to-rail switching operation**

**Typical power consumption (<0.1 μW)**

### APPLICATIONS

**Cellular phones**

**PDAs**

**MP3 players**

**Power routing**

**Battery-powered systems**

**PCMCIA cards**

**Modems**

**Audio and video signal routing**

**Communication systems**

**Data switching**


### GENERAL DESCRIPTION

The **ADG888** is a low voltage, dual DPDT (double-pole, double-throw) CMOS device optimized for high performance audio switching. With its low power and small physical size, it is ideal for portable devices.

This device offers ultralow on resistance of less than  $0.8 \Omega$  over the full temperature range, making it an ideal solution for applications requiring minimal distortion through the switch. The **ADG888** also has the capability of carrying large amounts of current, typically 400 mA at 5 V operation.

When on, each switch conducts equally well in both directions and has an input signal range that extends to the supplies. The **ADG888** exhibits break-before-make switching action.

### FUNCTIONAL BLOCK DIAGRAM



05432-001

Figure 1.

The **ADG888** is available in a 16-ball WLCSP, 16-lead LFCSP, and a 16-lead TSSOP. These packages make the **ADG888** the ideal solution for space-constrained applications.

### PRODUCT HIGHLIGHTS

1.  $<0.6 \Omega$  over full temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .
2. High current handling capability (400 mA continuous current at 5 V).
3. Low THD + N (0.008% typical).
4. Tiny 16-ball WLCSP, 16-lead LFCSP, and 16-lead TSSOP.

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# ADG888\* Product Page Quick Links

Last Content Update: 11/01/2016

---

## Comparable Parts

View a parametric search of comparable parts

## Evaluation Kits

- ADG888 Evaluation Board

## Documentation

### Data Sheet

- ADG888: 0.4 Ω CMOS, Dual DPDT Switch in WLCSP/LFCSP/TSSOP Data Sheet

### User Guides

- UG-429: Evaluation Board for the ADG888 CMOS, Dual DPDT Switch in the WLCSP Package

## Reference Materials

### Product Selection Guide

- Switches and Multiplexers Product Selection Guide
- 

## Design Resources

- ADG888 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## Discussions

View all ADG888 EngineerZone Discussions

## Sample and Buy

Visit the product page to see pricing options

## Technical Support

Submit a technical question or find your regional support number

\* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

## TABLE OF CONTENTS

Features .....	1	ESD Caution.....	5
Applications.....	1	Pin Configurations and Function Descriptions.....	6
Functional Block Diagram .....	1	Typical Performance Characteristics .....	8
General Description .....	1	Test Circuits.....	10
Product Highlights .....	1	Terminology .....	12
Revision History .....	2	Outline Dimensions.....	13
Specifications.....	3	Ordering Guide .....	14
Absolute Maximum Ratings.....	5		

## REVISION HISTORY

### 4/16—Rev. A to Rev. B

Changed CB-16 to CB-16-1 and CP-16-4 to CP-16-23 .....	Throughout
Changes to Figure 2 and Table 4.....	6
Moved Figure 4 .....	7
Added Table 5; Renumbered Sequentially .....	8
Updated Outline Dimensions .....	13
Changes to Ordering Guide .....	14

### 12/06—Rev. 0 to Rev. A

Updated Format.....	Universal
Changes to Table 2.....	4
Changes to Table 3.....	5
Changes to Ordering Guide .....	13

### 7/05—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD}$  = 4.2 V to 5.5 V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	+25°C	B Version <sup>1</sup>	Y Version <sup>1</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 to $V_{DD}$	V	
On Resistance ( $R_{ON}$ )	0.4	0.55	0.6	$\Omega$ typ	$V_{DD} = 4.2$ V, $V_S = 0$ V to $V_{DD}$ , $I_{DS} = 100$ mA
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.04			$\Omega$ max	See Figure 16
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.06 0.07 0.11	0.07 0.07 0.13	0.075	$\Omega$ typ $\Omega$ max	$V_{DD} = 4.2$ V, $V_S = 2.2$ V, $I_{DS} = 100$ mA
LEAKAGE CURRENTS					
Source Off Leakage $I_S$ (Off)	$\pm 0.2$			nA typ	$V_{DD} = 5.5$ V
Channel On Leakage $I_D$ , $I_S$ (On)	$\pm 0.2$			nA typ	$V_S = 1$ V/4.5 V, $V_D = 4.5$ V/1 V; see Figure 17
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu A$ typ $\mu A$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
$C_{IN}$ , Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
$t_{ON}$	22			ns typ	$R_L = 50 \Omega$ , $C_L = 35$ pF
	30	33	35	ns max	$V_S = 3$ V/0 V; see Figure 19
$t_{OFF}$	13			ns typ	$R_L = 50 \Omega$ , $C_L = 35$ pF
	17	18	19	ns max	$V_S = 3$ V/0 V; see Figure 19
Break-Before-Make Time Delay ( $t_{BBM}$ )	9		5	ns typ	$R_L = 50 \Omega$ , $C_L = 35$ pF
				ns min	$V_{S1} = V_{S2} = 3$ V; see Figure 20
Charge Injection	70			pC typ	$V_S = 0$ V, $R_S = 0$ $\Omega$ , $C_L = 1$ nF; see Figure 21
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 100$ kHz; see Figure 22
Channel-to-Channel Crosstalk	-99			dB typ	Adjacent channel; $R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 100$ kHz; see Figure 25
	-67			dB typ	Adjacent switch; $R_L = 50 \Omega$ , $C_L = 5$ pF, $f = 100$ kHz; see Figure 23
Total Harmonic Distortion (THD + N)	0.008			%	$R_L = 32 \Omega$ , $f = 20$ Hz to 20 kHz, $V_S = 3$ V p-p
Insertion Loss	-0.03			dB typ	$R_L = 50 \Omega$ , $C_L = 5$ pF; see Figure 24
-3 dB Bandwidth	29			MHz typ	$R_L = 50 \Omega$ , $C_L = 5$ pF; see Figure 24
$C_S$ (Off)	58			pF typ	
$C_D$ , $C_S$ (On)	110			pF typ	
POWER REQUIREMENTS					
$I_{DD}$	0.003	1	4	$\mu A$ typ $\mu A$ max	$V_{DD} = 5.5$ V Digital inputs = 0 V or 5.5 V

<sup>1</sup> Temperature range for the Y version is -40°C to +125°C for the TSSOP and LFCSP; temperature range for the B version is -40°C to +85°C for the WLCSP.

<sup>2</sup> Guaranteed by design, not production tested.

$V_{DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	B Version <sup>1</sup>	Y Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			0 to $V_{DD}$	V	
On Resistance ( $R_{ON}$ )	0.5 0.7 0.045	0.75	0.8	$\Omega$ typ $\Omega$ max $\Omega$ typ	$V_{DD} = 2.7\text{ V}, V_S = 0\text{ V to }V_{DD}$ $I_S = 100\text{ mA}; \text{see Figure 16}$ $V_{DD} = 2.7\text{ V}, V_S = 1\text{ V}$
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	0.072	0.077	0.083	$\Omega$ max	$I_S = 100\text{ mA}$
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.16		0.262	$\Omega$ typ $\Omega$ max	$V_{DD} = 2.7\text{ V}, V_S = 0\text{ V to }V_{DD}$ $I_S = 100\text{ mA}$
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage $I_S$ (Off)	$\pm 0.2$			nA typ	$V_{DD} = 3.6\text{ V}$
Channel On Leakage $I_D, I_S$ (On)	$\pm 0.2$			nA typ	$V_S = 1\text{ V}/2.6\text{ V}, V_D = 2.6\text{ V}/1\text{ V}; \text{see Figure 17}$ $V_S = V_D = 1\text{ V or }2.6\text{ V}; \text{see Figure 18}$
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			1.3	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{INL}$ or $V_{INH}$
$C_{IN}$ , Digital Input Capacitance	2			pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>2</sup></b>					
$t_{ON}$	28 43	47	50	ns typ ns max	$R_L = 50\text{ }\Omega, C_L = 35\text{ pF}; \text{see Figure 19}$ $V_S = 1.5\text{ V}/0\text{ V}$
$t_{OFF}$	13 20	21	22	ns typ ns max	$R_L = 50\text{ }\Omega, C_L = 35\text{ pF}; \text{see Figure 19}$ $V_S = 1.5\text{ V}/0\text{ V}$
Break-Before-Make Time Delay ( $t_{BBM}$ )	14		5	ns typ ns min	$R_L = 50\text{ }\Omega, C_L = 35\text{ pF}$ $V_{S1} = V_{S2} = 1.5\text{ V}; \text{see Figure 20}$
Charge Injection	50			pC typ	$V_S = 0\text{ V}, R_S = 0\text{ }\Omega, C_L = 1\text{ nF}; \text{see Figure 21}$
Off Isolation	-67			dB typ	$R_L = 50\text{ }\Omega, C_L = 5\text{ pF}, f = 100\text{ kHz}; \text{see Figure 22}$
Channel-to-Channel Crosstalk	-99			dB typ	Adjacent channel; $R_L = 50\text{ V}, C_L = 5\text{ pF}, f = 100\text{ kHz}; \text{see Figure 25}$
	-67			dB typ	Adjacent switch; $R_L = 50\text{ }\Omega, C_L = 5\text{ pF}, f = 100\text{ kHz}; \text{see Figure 23}$
Total Harmonic Distortion (THD + N)	0.01			%	$R_L = 32\text{ }\Omega, f = 20\text{ Hz to }20\text{ kHz}, V_S = 1\text{ V p-p}$
Insertion Loss	-0.04			dB typ	$R_L = 50\text{ }\Omega, C_L = 5\text{ pF}; \text{see Figure 24}$
-3 dB Bandwidth	29			MHz typ	$R_L = 50\text{ }\Omega, C_L = 5\text{ pF}; \text{see Figure 24}$
$C_S$ (Off)	60			$\mu\text{F}$ typ	
$C_D, C_S$ (On)	115			$\mu\text{F}$ typ	
<b>POWER REQUIREMENTS</b>					
$I_{DD}$	0.003	1	2	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = 3.6\text{ V}$ Digital inputs = 0 V or 3.6 V

<sup>1</sup> Temperature range for the Y version is -40°C to +125°C for the TSSOP and LFCSP; temperature range for the B version is -40°C to +85°C for the WLCSP.

<sup>2</sup> Guaranteed by design, not production tested.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 3.

Parameter	Rating
$V_{DD}$ to GND	-0.3 V to +6 V
Analog Inputs, Digital Inputs <sup>1</sup>	-0.3 V to $V_{DD} + 0.3$ V or 30 mA, whichever occurs first
Peak Current, S or D 5 V operation	600 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D 5 V operation	400 mA
Operating Temperature Range Automotive (Y Version) TSSOP and LFCSP	-40°C to +125°C
Industrial (B version) WLCSP	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance 16-Lead TSSOP $\theta_{JA}$ (4-Layer Board)	112°C/W
$\theta_{JC}$	27.6°C/W
16-Lead WLCSP $\theta_{JA}$ (4-Layer Board)	130°C/W
16-Lead LFCSP $\theta_{JA}$ (4-Layer Board)	30.4°C/W
Reflow Soldering (RoHS Compliant)	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec

<sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


Only one absolute maximum rating can be applied at any one time.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



**NOTES**  
1. THE EXPOSED PAD MUST BE CONNECTED TO GROUND.

05432-003

Figure 2. 16-Lead LFCSP  
Pin Configuration




Figure 3. 16-Lead TSSOP  
Pin Configuration

05432-004

Table 4. LFCSP and TSSOP Pin Function Descriptions

Pin No.		Mnemonic	Description
LFCSP	TSSOP		
1	3	D1	Drain Terminal 1. Can be an input or output.
2	4	S1B	Source Terminal 1B. Can be an input or output.
3	5	S2B	Source Terminal 2B. Can be an input or output.
4	6	D2	Drain Terminal 2. Can be an input or output.
5	7	S2A	Source Terminal 2A. Can be an input or output.
6	8	IN1	Logic Control Input.
7	9	IN2	Logic Control Input.
8	10	S3A	Source Terminal 3A. Can be an input or output.
9	11	D3	Drain Terminal 3. Can be an input or output.
10	12	S3B	Source Terminal 3B. Can be an input or output.
11	13	S4B	Source Terminal 4B. Can be an input or output.
12	14	D4	Drain Terminal 4. Can be an input or output.
13	15	S4A	Source Terminal 4A. Can be an input or output.
14	16	GND	Ground (0 V) Reference.
15	1	V <sub>DD</sub>	Most Positive Power Supply Potential.
16	2	S1A	Source Terminal 1A. Can be an input or output.
0	Not applicable	EP	Exposed Pad. The exposed pad must be connected to ground.




Figure 4. 16-Ball WLCSP Pin Configuration

Table 5. WLCSP Pin Function Descriptions

WLCSP Pin No.	Mnemonic	Description
1A	D4	Drain Terminal 4. Can be an input or output.
1B	S4A	Source Terminal 4A. Can be an input or output.
1C	S1A	Source Terminal 1A. Can be an input or output.
1D	D1	Drain Terminal 1. Can be an input or output.
2A	S4B	Source Terminal 4B. Can be an input or output.
2B	GND	Ground (0 V) Reference.
2C	V <sub>DD</sub>	Most Positive Power Supply Potential.
2D	S1B	Source Terminal 1B. Can be an input or output.
3A	S3B	Source Terminal 3B. Can be an input or output.
3B	IN2	Logic Control Input.
3C	IN1	Logic Control Input.
3D	S2B	Source Terminal 2B. Can be an input or output.
4A	D3	Drain Terminal 3. Can be an input or output.
4B	S3A	Source Terminal 3A. Can be an input or output.
4C	S2A	Source Terminal 2A. Can be an input or output.
4D	D2	Drain Terminal 2. Can be an input or output.

Table 6. Truth Table

Logic (IN1/IN2)	Switch 1A/2A/3A/4A	Switch 1B/2B/3B/4B
0	Off	On
1	On	Off

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 4.2$  V to  $5.5$  V




Figure 8. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 3$  V




Figure 6. On Resistance vs.  $V_D$  ( $V_S$ ),  $V_{DD} = 2.7$  V to  $3.6$  V




Figure 9. Charge Injection vs. Source Voltage




Figure 7. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 5$  V




Figure 10.  $t_{ON}/t_{OFF}$  Times vs. Temperature




Figure 11. Bandwidth




Figure 14. Total Harmonic Distortion + Noise (THD + N)




Figure 12. Off Isolation vs. Frequency




Figure 15. AC PSRR




Figure 13. Crosstalk vs. Frequency

## TEST CIRCUITS




Figure 16. On Resistance




Figure 18. On Leakage




Figure 17. Off Leakage







Figure 19. Switching Times,  $t_{ON}$ ,  $t_{OFF}$ Figure 20. Break-Before-Make Time Delay,  $t_{BBM}$ 

Figure 21. Charge Injection




Figure 22. Off Isolation




Figure 24. Bandwidth




Figure 23. Channel-to-Channel Crosstalk (S1A to S1B)





Figure 25. Channel-to-Channel Crosstalk (S1A to S2A)

## TERMINOLOGY

<b>I<sub>DD</sub></b>	<b>t<sub>OFF</sub></b>
Positive supply current.	Delay time between the 50% and the 90% points of the digital input and switch off condition.
<b>V<sub>D</sub> (V<sub>S</sub>)</b>	<b>t<sub>BBM</sub></b>
Analog voltage on Terminal D and Terminal S.	On or off time measured between the 80% points of both switches when switching from one to another.
<b>R<sub>ON</sub></b>	<b>Charge Injection</b>
Ohmic resistance between Terminal D and Terminal S.	A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching.
<b>R<sub>FLAT (ON)</sub></b>	<b>Off Isolation</b>
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured.	A measure of unwanted signal coupling through an off switch.
<b>ΔR<sub>ON</sub></b>	<b>Crosstalk</b>
On resistance match between any two channels.	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. This is specified for two conditions:
<b>I<sub>s (OFF)</sub></b>	<ul style="list-style-type: none"> <li>• Adjacent channel, that is, S1A to S2A, S1B to S2B, S3A to S4A, or S3B to S4B.</li> <li>• Adjacent switch, that is, S1A to S1B, S2A to S2B, S3A to S3B, or S4A to S4B.</li> </ul>
<b>V<sub>INL</sub></b>	<b>-3 dB Bandwidth</b>
Maximum input voltage for Logic 0.	The frequency at which the output is attenuated by 3 dB.
<b>V<sub>INH</sub></b>	<b>On Response</b>
Minimum input voltage for Logic 1.	The frequency response of the on switch.
<b>I<sub>INL (I<sub>INH</sub>)</sub></b>	<b>Insertion Loss</b>
Input current of the digital input.	The loss due to the on resistance of the switch.
<b>C<sub>s (OFF)</sub></b>	<b>THD + N</b>
Off switch source capacitance. Measured with reference to ground.	The ratio of the harmonic amplitudes plus signal noise to the fundamental.
<b>C<sub>D, Cs (ON)</sub></b>	
On switch capacitance. Measured with reference to ground.	
<b>C<sub>IN</sub></b>	
Digital input capacitance.	
<b>t<sub>ON</sub></b>	
Delay time between the 50% and the 90% points of the digital input and switch on condition.	


## OUTLINE DIMENSIONS



02-03-2012-B

Figure 26. 16-Ball Wafer Level Chip Scale Package [WLCSP]  
(CB-16-1)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 27. 16-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-16)

Dimensions shown in millimeters



FOR PROPER CONNECTION OF  
THE EXPOSED PAD, REFER TO  
THE PIN CONFIGURATION AND  
FUNCTION DESCRIPTIONS  
SECTION OF THIS DATA SHEET.

111908-A

COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 28. 16-Lead Lead Frame Chip Scale Package [LFCSP]  
4 mm × 4 mm Body and 0.75 mm Package Height  
(CP-16-23)

Dimensions shown in millimeters

**ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding <sup>2</sup>
ADG888YRUZ	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16	
ADG888YRUZ-REEL	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16	
ADG888YRUZ-REEL7	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16	
ADG888YCPZ-REEL7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-23	S0D
ADG888BCBZ-REEL7	−40°C to +85°C	16-Ball Wafer Level Chip Scale Package [WLCSP]	CB-16-1	S02

<sup>1</sup> Z = RoHS Compliant Part.<sup>2</sup> Branding on these packages is limited to three characters due to space constraints.

**NOTES**

**NOTES**

**NOTES**

