


STGIB15CH60TS-E

SLLIMM™- 2nd series IPM, 3-phase inverter, 20 A, 600 V short-circuit rugged IGBT

Datasheet - production data



Features

- IPM 20 A, 600 V 3-phase IGBT inverter bridge including 2 control ICs for gate driving and freewheeling diodes
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Internal bootstrap diode
- Undervoltage lockout of gate drivers
- Smart shutdown function
- Short-circuit protection
- Shutdown input/fault output
- Separate open emitter outputs
- Built-in temperature sensor
- Comparator for fault protection
- Short-circuit rugged TFS IGBTs
- Very fast, soft recovery diodes
- 85 kΩ NTC UL 1434 CA 4 recognized
- Fully isolated package
- Isolation rating of 1500 Vrms/min

Applications

- 3-phase inverters for motor drives
- Home appliances such as washing machines, refrigerators, air conditioners and sewing machine

Description

This second series of SLLIMM (small low-loss intelligent molded module) provides a compact, high performance AC motor drive in a simple, rugged design. It combines new ST proprietary control ICs (one LS and one HS driver) with an improved short-circuit rugged trench gate field-stop (TFS) IGBT, making it ideal for 3-phase inverter systems such as home appliances and air conditioners. SLLIMM™ is a trademark of STMicroelectronics.

Table 1: Device summary

Order code Marking		Package	Packing
STGIB15CH60TS-E GIB15CH60TS-E		SDIP2B-26L type E	Tube

October 2016 DocID026590 Rev 5 1/24

Contents

1	Internal	l schematic diagram and pin configuration	3
2		te maximum ratings	
	2.1	Thermal data	5
3	Electric	al characteristics	6
	3.1	Inverter part	6
	3.2	Control / protection part	8
4	Fault m	anagement	10
	4.1	TSO output	11
	4.2		
5	Applica	tion circuit example	14
	5.1	Guidelines	15
6	NTC the	ermistor	17
7	Electric	al characteristics (curves)	19
8		e information	
	8.1	SDIP2B-26L type E package information	
9	Revisio	n history	

1 Internal schematic diagram and pin configuration

NC(1) (26)T1 VbootU(2))(25)T2 VbootV(3) VbootW(4) (24)P 本 HinU(5) (23)U HinV(6) HinW(7) (22)VVccH(8))(21)W GND(9) H-side LinU(10) LinV(11) LinW(12) (20)NU VccL(13) SD/OD(14))(19)NV Cin(15))(18)NW GND(16) TSO(17) L-side

Figure 1: Internal schematic diagram and pin configuration

Table 2: Pin description

Pin	Symbol	Description
1	NC	-
2	VBOOTu	Bootstrap voltage for U phase
3	VBOOTv	Bootstrap voltage for V phase
4	VBOOTw	Bootstrap voltage for W phase
5	HINu	High-side logic input for U phase
6	HINv	High-side logic input for V phase
7	HINw	High-side logic input for W phase
8	VCCH	High-side low voltage power supply
9	GND	Ground
10	LINu	Low-side logic input for U phase
11	LINv	Low-side logic input for V phase
12	LINw	Low-side logic input for W phase
13	VCCL	Low-side low voltage power supply
14	SD /OD	Shutdown logic input (active low) / open-drain (comparator output)
15	CIN	Comparator input
16	GND	Ground
17	TSO	Temperature sensor output
18	NW	Negative DC input for W phase
19	NV	Negative DC input for V phase
20	NU	Negative DC input for U phase
21	W	W phase output
22	V	V phase output
23	U	U phase output
24	Р	Positive DC input
25	T2	NTC thermistor terminal 2
26	T1	NTC thermistor terminal 1

2 Absolute maximum ratings

 $T_J = 25$ °C unless otherwise noted.

Table 3: Inverter part

Symbol	Parameter	Value	Unit
V_{PN}	Supply voltage between P -N _U , -N _V , -N _W	450	V
V _{PN(surge)}	Supply voltage surge between P -N _U , -N _V , -N _W	500	V
V _{CES}	Collector-emitter voltage each IGBT	600	V
. 1-	Continuous collector current each IGBT (T _C = 25 °C)	20	
± lc	Continuous collector current each IGBT (Tc = 80 °C)	15	Α
± I _{CP}	Peak collector current each IGBT (less than 1 ms)	40	Α
Ртот	Total dissipation at Tc=25 °C each IGBT	81	W
t _{scw}	Short circuit withstand time, $V_{CE} = 300 \text{ V}$, $T_J = 125 ^{\circ}\text{C}$, $V_{CC} = V_{boot} = 15 \text{V}$, $V_{IN} = 0$ to 5 V	5	μs

Table 4: Control part

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply voltage between V _{CCH} -GND, V _{CCL} -GND	- 0.3	20	V
Vвоот	Bootstrap voltage	- 0.3	619	V
Vouт	Output voltage between U, V, W and GND	V _{воот} - 21	V _{BOOT} + 0.3	V
Vcin	Comparator input voltage	- 0.3	20	V
Vin	Logic input voltage applied between HINx, LINx and GND	- 0.3	15	V
$V_{\overline{SD}/OD}$	Open drain voltage	-0.3	7	V
I _{SD/OD}	Open drain sink current		10	mA
V _{TSO}	Temperature sensor output voltage	-0.3	5.5	V
ITSO	Temperature sensor output current		7	mA

Table 5: Total system

Symbol	Parameter	Value	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 s.)	1500	V
Tj	Power chips operating junction temperature range	-40 to 175	°C
Tc	Module operation case temperature range	-40 to 125	°C

2.1 Thermal data

Table 6: Thermal data

Symbol	Parameter	Value	Unit		
D	Thermal resistance junction-case single IGBT	1.85	°C/W		
$R_{th(j-c)}$	Thermal resistance junction-case single diode	2.8	C/VV		



Electrical characteristics STGIB15CH60TS-E

3 Electrical characteristics

 $T_J = 25$ °C unless otherwise noted.

3.1 Inverter part

Table 7: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ices	Collector-cut off current	V _{CE} = 600 V, V _{CC} = V _{boot} = 15 V	-		100	μΑ
V _{CE(sat)}	Collector-emitter saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 0 \text{ to 5 V}, I_C = 15 \text{ A}$	-	155	2.1	.,
		$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN} = 0 \text{ to 5 V}, I_{C} = 20 \text{ A}$	-	1.65		V
	Diode forward voltage	V _{IN} = 0, I _C = 15 A	-	1.54	2.15	V
V _F		V _{IN} = 0, I _C = 20 A	-	1.65		V

Notes:

Table 8: Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{on} (1)	Turn-on time		-	320	-	
t _{c(on)} (1)	Cross-over time on		-	160	-	
t _{off} (1)	Turn-off time		-	510	-	ns
t _{c(off)} (1)	Cross-over time off	$V_{DD} = 300 \text{ V},$	-	102	1	
t _{rr}	Reverse recovery time	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(2)} = 0 \text{ to } 5 \text{ V}, I_C = 15 \text{ A}$	-	290	ı	
Eon	Turn-on switching energy		-	440	ı	
E _{off}	Turn-off switching energy		-	213	ı	μJ
Err	Reverse recovery energy		-	59	1	
t _{on} (1)	Turn-on time		-	338	1	
t _{c(on)} (1)	Cross-over time on		-	178	-	
t _{off} (1)	Turn-off time		-	500	-	ns
t _{c(off)} (1)	Cross-over time off	$V_{DD} = 300 \text{ V},$	-	92	-	
t _{rr}	Reverse recovery time	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(2)} = 0 \text{ to } 5 \text{ V}, I_C = 20 \text{ A}$	-	300	-	
Eon	Turn-on switching energy		-	624	-	
E _{off}	Turn-off switching energy		-	296	-	μJ
Err	Reverse recovery energy		-	80	-	

Notes:

 $^{^{(1)}}$ Applied between HINx, LINx and GND for x = U, V, W.

 $^{^{(1)}}$ ton and toff include the propagation delay time of the internal drive. $t_{C(on)}$ and $t_{C(off)}$ are the switching time of the IGBT itself under the internally given gate driving condition.


 $^{^{(2)}}$ Applied between HINx, LINx and GND for x = U, V, W.

VCC BOOT
HIN HVG
SD LVG
VCC
Input

Rsd
UN
GND
UN
GN

Figure 2: Switching time test circuit





3.2 Control / protection part

Table 9: High and low side drivers

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vil	Low logic level voltage				0.8	V
Vih	High logic level voltage		2			V
I _{INh}	IN logic "1" input bias current	IN _x =15 V	80	150	200	μA
l _{INI}	IN logic "0" input bias current	IN _x =0 V			1	μA
High side						
V _{CC_hys}	V _{CC} UV hysteresis		1.2	1.4	1.7	V
Vcc_th(on)	V _{CCH} UV turn-on threshold		11	11.5	12	V
Vcc_th(off)	Vcc UV turn-off threshold		9.6	10.1	10.6	V
V _{BS_hys}	V _{BS} UV hysteresis		0.5	1	1.6	V
V _{BS_th(on)}	V _{BS} UV turn-on threshold		10.1	11	11.9	V
V _{BS_th(off)}	V _{BS} UV turn-off threshold		9.1	10	10.9	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	V _{BS} = 9 V, HINx ⁽¹⁾ = 5 V		55	75	μA
IQBS	V _{BS} quiescent current	Vcc = 15 V, HINx (1) = 5 V		125	170	μA
I _{qccu}	Undervoltage quiescent supply current	Vcc = 9 V, HINx ⁽¹⁾ = 0 V		190	250	μΑ
Iqcc	Quiescent current	Vcc = 15 V, HINx (1) = 0 V		560	730	μΑ
R _{DS(on)}	BS driver ON resistance			150		Ω
Low side						
V _{CC_hys}	V _{CC} UV hysteresis		1.1	1.4	1.6	V
Vccl_th(on)	VCCL UV turn-on threshold		10.4	11.6	12.4	V
Vccl_th(off)	VCCL UV turn-off threshold		9.0	10.3	11	V
I _{qccu}	Undervoltage quiescent supply current	$V_{CC} = 10 \text{ V}, \overline{\text{SD}} \text{ pulled to 5 V}$ through $R_{SD} = 10 \text{ k}\Omega$, $CIN = LINx^{(1)} = 0$		600	800	μA
I _{qcc}	Quiescent current	$V_{cc} = 15 \text{ V}, \overline{SD} = 5 \text{ V},$ $CIN = LINx^{(1)} = 0$		700	900	μA
Vssd	Smart SD unlatch threshold		0.5	0.6	0.75	V
IsDh	SD logic "1" input bias current	<u>SD</u> = 5 V	25	50	70	μA
I _{SDI}	SD logic "0" input bias current	$\overline{SD} = 0 \text{ V}$			1	μA

Notes:

 $^{^{(1)}}$ Applied between HINx, LINx and GND for x = U, V, W

Table 10: Temperature sensor output

Table 10. Temperature contest eatput							
Symbol	Parameter	Test condition	Min	Тур	Max	Unit	
V _{TSO}	Temperature sensor output voltage	T _j = 25 °C	0.974	1.16	1.345	>	
I _{TSO_SNK}	Temperature sensor sink current capability			0.1		mA	
I _{TSO_SRC}	Temperature sensor source current capability		4			mA	

Table 11: Sense comparator (V_{CC} = 15 V, unless otherwise is specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Icin	CIN input bias current	V _{CIN} =1 V	-0.2		0.2	μΑ
V _{ref}	Internal reference voltage		460	510	560	mV
V _{OD}	Open drain low level output voltage	I _{od} = 5 mA			500	mV
tcin_sd	C _{IN} comparator delay to \$\overline{SD}\$	\overline{SD} pulled to 5 V through R _{SD} =10 kΩ; measured applying a voltage step 0-1 V to pin CIN 50% CIN to 90% \overline{SD}	240	320	410	ns
SR _{SD}	SD fall slew rate	\overline{SD} pulled to 5 V through R _{SD} =10 k Ω ; C _L =1 nF through \overline{SD} and ground; 90% \overline{SD} to 10% \overline{SD}		25		V/µs

Comparator stay enabled even if V_{CC} is in UVLO condition but higher than 4 V.

Fault management STGIB15CH60TS-E

4 Fault management

The device integrates an open-drain output connected to \overline{SD} pin. As soon as a fault occurs the open-drain is activated and LVGx outputs are forced low. Two types of fault can be pointed out:

- Overcurrent (OC) sensed by the internal comparator (see more detail in Section 4.2: "Smart shutdown function")
- Undervoltage on supply voltage (Vcc)

Each fault enables the $\overline{\text{SD}}$ open drain for a different time; refer to the following *Table 12: "Fault timing"*

Symbol	Parameter	Event time	SD open-drain enable time result	
ОС	Overcurrent event	≤ 20 µs	20 μs	
		≥ 20 µs	OC time	
UVLO	Undervoltage lock out event	≤ 50 µs	50 μs	
		≥ 50 µs until the VCC_LS exceed the VCC_LS UV turn ON threshold	UVLO time	

Table 12: Fault timing

Actually the device remains in a fault condition (\overline{SD} at low logic level and LVGx outputs disabled) for a time also depending on RC network connected to \overline{SD} pin. The network generates a time contribute, which is added to the internal value.




Figure 4: Overcurrent timing (without contribution of RC network on SD)

STGIB15CH60TS-E Fault management




Figure 5: UVLO timing (without contribution of RC network on SD)

4.1 TSO output

The device integrates temperature sensor. A voltage proportional to die temperature is available on TSO pin. When this function is not used the Pin can be left floating.

4.2 Smart shutdown function

The device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function.

The output signal of the comparator is fed to an integrated MOSFET with the open drain output available on $\overline{\text{SD}}$ input. When the comparator triggers, the device is set in shutdown state and its outputs are all set to low level.

Fault management STGIB15CH60TS-E




Figure 6: Smart shutdown timing waveforms in case of overcurrent event

 $R_{ON_OD}=V_{OD}/5$ mA see Table 11: "Sense comparator (VCC = 15 V, unless otherwise is specified)"; R_{PD_SD} (typ) =5 V/I_{SDh}

STGIB15CH60TS-E Fault management

In common overcurrent protection architectures, the comparator output is usually connected to the \overline{SD} input and an RC network is connected to this \overline{SD} input and an RC network is connected to this \overline{SD} input and an RC network is connected to this \overline{SD} line in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition.

Differently from the common fault detection systems, the device Smart shutdown architecture allows to immediately turn-off the outputs gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the actual outputs switch-off. In fact the time delay between the fault and the outputs turn off is no more dependent on the RC value of the external network connected to the pin.

In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering.

At the same time the internal logic turns on the open drain output and holds it on until the \overline{SD} input and an RC network is connected to this \overline{SD} voltage goes below the V_{SSD} threshold and toc time is elapsed.

The driver outputs restart following the input pins as soon as the voltage at the \overline{SD} input and an RC network is connected to this \overline{SD} pin reaches the higher threshold of the \overline{SD} input and an RC network is connected to this \overline{SD} logic input.

The Smart shutdown system provides the possibility to increase the time constant of the external RC network (that is the disable time after the fault event) up to very large values without increasing the delay time of the protection.

5 Application circuit example

Figure 7: Application circuit example MICROCONTROLLER

Application designers are free to use a different scheme according with the specifications of the device.

5.1 Guidelines

- 1. Input signals HIN, LIN are active-high logic. A 100 k Ω (typ.) pull-down resistor is built-in for each input pin. To prevent input signal oscillation, the wiring of each input should be as short as possible and the use of RC filters (R1, C1) on each input signal is suggested. The filters should be done with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- 2. The use of a bypass capacitor C_{VCC} (aluminum or tantalum) can help reduce the transient circuit demand on the power supply. Also, to reduce high frequency switching noise distributed on the power lines, placing a decoupling capacitor C₂ (100 to 220nF, with low ESR and low ESL) as close as possible to each Vcc pin and in parallel with the bypass capacitor is suggested.
- 3. The use of RC filter (RSF, CSF) for preventing protection circuit malfunction is recommended. The time constant (RSF x CSF) should be set to 1us and the filter must be placed as close as possible to the CIN pin.
- 4. The SD is an input/output pin (open drain type if used as output). It is recommended that it be pulled up to a power supply (i.e., MCU bias at 3.3/5 V) by a resistor value able to keep the lod no higher than 5 mA (VoD ≤ 500 mV when open drain MOSFET is ON). The filter on SD should be sized to get a desired re-starting time after a fault event and placed as close as possible to the SD pin.
- 5. A decoupling capacitor C_{TSO} between 1 nF and 10 nF can be used to increase the noise immunity of the TSO thermal sensor; a similar decoupling capacitor C_{OT} (between 10 nF and 100 nF) can be implemented if the NTC thermistor is available and used. In both cases, their effectiveness is improved if the capacitors are placed close to the MCU.
- 6. The decoupling capacitor C₃ (100 to 220 nF with low ESR and low ESL) in parallel with each C_{boot} is useful to filter high frequency disturbances. Both C_{boot} and C₃ (if present) should be placed as close as possible to the U,V,W and V_{boot} pins. Bootstrap negative electrodes should be connected to U,V,W terminals directly and separated from the main output wires.
- 7. To prevent overvoltage on the V_{CC} pin, a Zener diode (Dz1) can be used. Similarly on the V_{boot} pin, a Zener diode(Dz2) can be placed in parallel with each C_{boot}.
- 8. The use of the decoupling capacitor C₄ (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C_{vdc} is useful to prevent surge destruction. Both capacitors C₄ and Cvdc should be placed as close as possible to the IPM (C₄ has priority over Cvdc).
- 9. By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-coupler is possible.
- 10. Low inductance shunt resistors should be used for phase leg current sensing
- 11. In order to avoid malfunctions, the wiring between N pins, the shunt resistor and PWR_GND should be as short as possible.
- 12. The connection of SGN_GND to PWR_GND at only one point (close to the shunt resistor terminal) can help to reduce the impact of power ground fluctuation.

These guidelines are useful for application design to ensure the specifications of the device. For further details, please refer to the relevant application note.



Table 13: Recommended operating conditions

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V_{PN}	Supply voltage	Applied between P-Nu, N _V , N _w		300	400	V
Vcc	Control supply voltage	Applied between Vcc-GND	13.5	15	18	V
V _{BS}	High side bias voltage	Applied between V _{BOOTi} -OUT _i for i = U, V, W	13		18	V
t _{dead}	Blanking time to prevent Arm-short	For each input signal	1.0			μs
fрwм	PWM input signal	-40 °C < T _C < 100 °C -40 °C < T _j < 125 °C			20	kHz
Tc	Case operation temperature				100	°C


STGIB15CH60TS-E NTC thermistor

6 NTC thermistor

Table 14: NTC thermistor

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
R ₂₅	Resistance	T = 25 °C		85	ı	kΩ
R ₁₂₅	Resistance	T = 125 °C		2.6	•	kΩ
В	B-constant	T = 25 to 100 °C		4092	-	K
Т	Operating temperature range		-40		125	°C

Figure 8: NTC resistance vs. temperature




NTC thermistor STGIB15CH60TS-E

 $(k\Omega)$ 30 25 20 Max Тур 15 Min 10 5 0 110 50 60 70 80 90 100 120 (°C) GIPG120520141304FSR

Figure 9: NTC resistance vs. temperature - zoom

7 Electrical characteristics (curves)






Figure 12: Diode V_F vs. forward current

V_F

(V)

1.8

T_j = 25 °C

1.4


1.0


T_j = 175 °C


0.6


0.2

0 8 16 24 32 I_F (A)









8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

8.1 SDIP2B-26L type E package information

F (x4) BOTTOM VIEW F1 (x22) B2 • B4 R B3 B **B**2 C2 e(x 4)e1 (x 12) E2 D1 F e4 (x 3) e2 TOP VIEW e3 (x 4) 8450802_3_type_E

Figure 17: SDIP2B-26L type E package outline

Table 15: SDIP2B-26L type E package mechanical data (dimensions are in mm)

Ref.	Dimensions
A	38.00 ± 0.50
A1	1.22 ± 0.25
A2	1.22 ± 0.25
A3	35.00 ± 0.30
С	1.50 ± 0.05
В	24.00 ± 0.50
B1	12.00
B2	14.40 ± 0.50
В3	29.20 ± 0.5
B4	33.70 ± 0.5
С	3.50 ± 0.20
C1	5.50 ± 0.50
C2	9.50 ± 0.5
е	3.556 ± 0.200
e1	1.778 ± 0.200
e2	7.62 ± 0.20
e3	5.08 ± 0.20
e4	2.54 ± 0.20
D	28.95 ± 0.50
D1	3.025 ± 0.300
E	12.40 ± 0.50
E1	3.75 ± 0.30
E2	1.80
f	0.60 ± 0.15
f1	0.50 ± 0.15
F	2.10 ± 0.15
F1	1.10 ± 0.15
R	1.60 ± 0.20
Т	0.400 ± 0.025
V	0° / 5°

STGIB15CH60TS-E Revision history

9 Revision history

Table 16: Document revision history

Date	Revision	Changes	
23-Jun-2014	1	Initial release.	
27-Aug-2014	2	Updated Table 1: Device summary.	
03-Sep-2015	3	Text and formatting changes throughout document On cover page: - updated Title, Features and Description In Section 1: Internal schematic and pin description: - updated Figure 1 and Table 2 In Section 2: Absolute maximum ratings: - updated Table 3, Table 4, Table 5 and Table 6 In Section 3: Electrical characteristics: - updated Table 7, Figure 2, Table 8 and Table 9 In Section 4: Fault management: - updated Figure 6 In Section 5: Typical application circuit: - updated Figure 7 In Section 6: Recommendations: - updated recommendations list and added Table 11 In Section 8: Electrical characteristics (curves): - added Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15 and Figure 16 Minor text changes	
07-Sep-2015	4	Datasheet promoted from preliminary data to production data	
26-Oct-2016 5		Modified Table 7: "Static", Table 8: "Inductive load switching time and energy" and Table 11: "Sense comparator (VCC = 15 V, unless otherwise is specified)" Modified Section 5.1: "Guidelines" Modified Figure 11: "VCE(sat) vs. collector current", Figure 12: "Diode VF vs. forward current" and Figure 15: "VTSO output characteristics vs. LVIC temperature" Updated Section 8.1: "SDIP2B-26L type E package information" Minor text changes	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

