

LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER

Check for Samples: CDCLVP215

FEATURES

- 2x One Differential Clock Input Pair LVPECL to 5 Differential LVPECL Clock Outputs
- Fully Compatible With LVPECL/LVECL
- Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V
- · Open Input Default State
- Low-Output Skew (Typ 15 ps) for Clock-Distribution Applications
- V_{BB} Reference Voltage Output for Single-Ended Clocking
- Available in the QFN32 Package
- Frequency Range From DC to 3.5 GHz
- Pin-to-Pin Compatible With the MC100 Series EP111, LVEP210, ES6111, LVEP111

APPLICATIONS

- Designed for Driving 50-Ω Transmission Lines
- High Performance Clock Distribution


DESCRIPTION

The CDCLVP215 clock driver distributes two times one differential clock pair of LVPECL, (CLKA, CLKB) to 5 pairs of differential LVPECL clock (QA0..QA4, QB0..QB4) outputs with minimum skew for clock distribution. The CDCLVP215 specifies low output-to-output skew. The CDCLVP215 is specifically designed for driving $50-\Omega$ transmission lines. When an output pair is not used, leaving it open is recommended to reduce power consumption. If only one of the output pairs is used, the other output pair must be identically terminated to $50~\Omega$.

The V_{BB} reference voltage output is used if single-ended input operation is required. In this case, the V_{BB} pin should be connected to \overline{CLKB} and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP215 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PIN FUNCTIONS

	PIN	DESCRIPTION
NAME NO.		DESCRIPTION
NC	2	Not connected
CLKA, CLKA	3, 4	Differential LVECL/LVPECL input pair
CLKB, CLKB	6, 7	Differential LVECL/LVPECL input pair
Q [A0:A4]	22, 24, 27, 29, 31	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKA.
Q [A0:A4]	21,23, 26, 28, 30	$\begin{tabular}{ll} $\underline{\sf LVECL/LVPECL}$ complementary clock outputs, these outputs provide low-skew copies of $\overline{\sf CLKA}$. \end{tabular}$
Q [B0:B4]	11, 13, 15, 18, 20	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKB.
Q [B0:B4]	10, 12, 14, 17, 19	LVECL/LVPECL complementary clock outputs, these outputs provide low-skew copies of CLKB.
V_{BB}	5	Reference voltage output for single-ended input operation
V _{CC}	1, 9, 16, 25, 32	Supply voltage
V _{EE}	8	Device ground or negative supply voltage in ECL mode
PowerPAD™	0	The PowerPAD of the QFN32 package is thermally connected to the die to improve the heat transfer out of the package. This pad is connected to V_{EE} .

- CLKn pull down resistor 75 kΩ
- CLKn pull up resistor 37.5 kΩ
- CLKn pull down resistor 50 kΩ



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
V_{CC}	Supply voltage (relative to V _{EE})	-0.3 to 4.6	V
VI	Input voltage	-0.3 to V _{CC} + 0.5	V
Vo	Output voltage	-0.3 to V _{CC} + 0.5	V
I _{IN}	Input current	±20	mA
V _{EE}	Negative supply voltage (relative to V _{CC})	-4.6 to 0.3	V
I _{BB}	Sink/source current	-1 to 1	mA
Io	DC output current	-50	mA
T _{stg}	Storage temperature range	-65 to 150	°C

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage (relative to V _{EE})	2.375	2.5/3.3	3.8	V
T _A	Operating free-air temperature	-40		85	°C

PACKAGE THERMAL IMPEDANCE

		TEST CONDITION	MIN MAX	UNIT
		0 LFM	49	°C/W
Δ	Thermal resistance junction to ambient ⁽¹⁾	150 LFM	37	°C/W
θ_{JA}	Thermal resistance junction to ambient	250 LFM	36	°C/W
		500 LFM	32	°C/W
θ_{JC}	Thermal resistance junction to case		19	°C/W

⁽¹⁾ According to JESD 51-7 standard.

LVECL DC ELECTRICAL CHARACTERISTICS

Vsupply: $V_{CC} = 0 \text{ V}$, $V_{EE} = -2.375 \text{ V}$ to -3.8 V

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
I _{EE}	Supply internal current	Absolute value of current	-40°C, 25°C, 85°C	40		90	mA
			-40°C			354	
I_{CC}	Output and internal supply current	All outputs terminated 50 Ω to V_{CC} – 2 V	25°C			380	mA
			85°C			405	
I _{IN}	Input current	Includes pullup/pulldown resistors V _{IH} = V _{CC} , V _{IL} = V _{CC} - 2 V	-40°C, 25°C, 85°C	-150		150	μΑ
V	Internally generated bias	For $V_{EE} = -3$ to -3.8 V, $I_{BB} = -0.2$ mA	-40°C, 25°C, 85°C	-1.45	-1.3	-1.15	V
V _{BB}	voltage	$V_{EE} = -2.375 \text{ to } -2.75 \text{ V}, I_{BB} = -0.2 \text{ mA}$	-40°C, 25°C, 85°C	-1.4	-1.25	-1.1	V
V _{ID}	Input amplitude (CLKn, CLKn)	Difference of input V _{IH} – V _{IL} , See ⁽¹⁾	-40°C, 25°C, 85°C	0.5		1.3	V
V _{CM}	Commo <u>n-mo</u> de voltage (CLKn, CLKn)	DC offset relative to V _{EE}	-40°C, 25°C, 85°C	V _{EE} + 1		-0.3	V

⁽¹⁾ V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.



LVECL DC ELECTRICAL CHARACTERISTICS (continued)

Vsupply: V_{CC} = 0 V, V_{EE} = -2.375 V to -3.8 V

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			-40°C	-1.26		-0.85	
V_{OH}	High-level output voltage	$I_{OH} = -21 \text{ mA}$	25°C	-1.2		-0.85	V
			85°C	-1.15		-0.85	
			–40°C	-1.85		-1.5	
V_{OL}	V _{OL} Low-level output voltage	$I_{OL} = -5 \text{ mA}$	25°C	-1.85		-1.45	V
			85°C	-1.85		-1.4	
V _{OD}	Differential output voltage swing	Terminated with 50 Ω to V_{CC} – 2 V, See Figure 3	-40°C 25°C, 85°C	600			mV

LVPECL DC ELECTRICAL CHARACTERISTICS

Vsupply: $V_{CC} = 2.375 \text{ V to } 3.8 \text{ V}, V_{EE} = 0 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
I _{EE}	Supply internal current	Absolute value of current	-40°C, 25°C, 85C	40		90	mA	
			-40°C			354		
I_{CC}	Output and internal supply current	All outputs terminated 50 Ω to $V_{CC}-2\ V$	25°C			380	mA	
			85°C			405		
I _{IN}	Input current	Includes pullup/pulldown resistors $V_{IH} = V_{CC}$, $V_{IL} = V_{CC}$ - 2 V	–40°C, 25°C, 85°C	-150		150	μΑ	
, Internally generated		V_{CC} = 3 to 3.8 V, I_{BB} = -0.2 mA	–40°C, 25°C, 85°C	V _{CC} – 1.45	V _{CC} – 1.3	V _{CC} – 1.15	<	
V _{BB}	bias voltage	V_{CC} = 2.375 to 2.75 V, I_{BB} = -0.2 mA	-40°C, 25°C, 85°C	V _{CC} – 1.4	V _{CC} – 1.25	V _{CC} – 1.1	V	
V _{ID}	Input amplitude (CLKn, CLKn)	Difference of input V _{IH} – V _{IL} , see ⁽¹⁾	–40°C, 25°C, 85°C	0.5		1.3	>	
V _{CM}	Common-mode_voltage (CLKn, CLKn)	DC offset relative to V _{EE}	–40°C, 25°C, 85°C	1		V _{CC} - 0.3	٧	
			-40°C	V _{CC} – 1.26		$V_{CC} - 0.85$		
V_{OH}	High-level output voltage	$I_{OH} = -21 \text{ mA}$	25°C	V _{CC} – 1.2		$V_{CC}-0.85$	V	
			85°C	V _{CC} – 1.15		$V_{CC} - 0.85$		
			-40°C	V _{CC} – 1.85		V _{CC} – 1.5		
V_{OL}	Low-level output voltage	$I_{OL} = -5 \text{ mA}$	25°C	V _{CC} - 1.85		V _{CC} – 1.45	V	
			85°C	V _{CC} – 1.85		V _{CC} – 1.4		
V _{OD}	Differential output voltage swing	Terminated with 50 Ω to V_{CC} – 2 V	–40°C, 25°C, 85°C	600			mV	

⁽¹⁾ V_{ID} minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V_{ID} of 100 mV.


Submit Documentation Feedback



AC ELECTRICAL CHARACTERISTICS

Vsupply: V_{CC} = 2.375 V to 3.8 V, V_{EE} = 0 V or LVECL/LVPECL input V_{CC} = 0 V, V_{EE} = -2.375 V to -3.8 V over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pd}	Differential propagation delay CLKn, CLKn to all QA0, QA0 QB4, QB4	Input condition: $V_{CM} = 1 \text{ V}$, $V_{ID} = 0.5 \text{ V}$	135		300	ps
t _{sk(o)}	Output-to-output skew	See Note A of Figure 1		15	30	ps
t _{sk(pp)}	Part-to-part skew	See Note B of Figure 1			70	ps
t _{aj}	Additive phase jitter, rms	Integration bandwidth of 20 kHz to 20 MHz, fout = 125 MHz at 25°C			< 0.8	ps
f _(max)	Maximum frequency	Functional up to 3.5 GHz, timing specifications apply at 1 GHz, see Figure 3			3500	MHz
t _r /t _f	Output rise and fall time (20%, 80%)		90		200	ps



- A. Output skew is calculated as the greater of: The difference between the fastest and the slowest t_{PLHn} (n = n0, n1,...n4) or the difference between the fastest and the slowest t_{PHLn} (n = n0, n1,...n4).
- Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest t_{PLHn} (n = n0, n1,...n4) across multiple devices or the difference between the fastest and the slowest t_{PHLn} (n = n0, n1,...n4) across multiple devices.
- C. Output skew is measured per the output group.

Figure 1. Waveform for Calculating Both Output and Part-to-Part Skew






Figure 2. Typical Termination for Output Driver (See the Application Note *Interfacing Between LVPECL, LVDS, and CML*, Literature Number SCAA056)






Figure 3. LVPECL Input Using CLKB Pair, $V_{CM} = 1 \text{ V}$, $V_{ID} = 0.5 \text{ V}$



REVISION HISTORY

Cł	hanges from Original (April 2008) to Revision A	Page
•	Changed Status from: Product Preview To: Production	1
•	Changed Features bullet From: Fully Compatible With LVPECL/LVPECL To: Fully Compatible With LVPECL/LVEC	L 1
•	Changed Features Bullet From: Single Supply Voltage Required ±3.3 V or ±2.5 V Supply To: Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V	1
•	Deleted PTN1111 from The Pin-to-Pin Features bullet	1
•	Changed EP210 in The Pin-to-Pin Features bullet From: EP210 to LVEP210	1
•	Added Application bullet: High Performance Clock Distribution	1
•	Changed paragraph - From: The bottom of the QFN32 To: The PowerPAD™ of the QFN32	<u>2</u>
•	Changed list item From: CLKn pull up resistor 31.4 kΩ To: CLKn pull up resistor 37.5 kΩ	<u>2</u>
•	Changed Abs Max table - Negative supply voltage value From -0.3 to 4.6 To: -4.6 to 0.3	3
•	Changed PACKAGE THERMAL IMPEDANCE max values.	3
•	Changed LVECL DC ELECTRICAL CHARACTERISTICS values.	3
•	Added to the input current Test Conditions: $V_{IH} = V_{CC}$, $V_{IL} = V_{CC}$ - 2V	3
•	Changed From: Cross point of input 9 average (V _{IH} , V _{IL}) To: DC offset relative to V _{EE}	3
•	Changed LVPECL DC ELECTRICAL CHARACTERISTICS values.	4
•	Added to the input current Test Conditions: $V_{IH} = V_{CC}$, $V_{IL} = V_{CC}$ - 2V	4
•	Changed From: Cross point of input 9 average (V _{IH} , V _{IL}) To: DC offset relative to V _{EE}	4
•	Changed AC ELECTRICAL CHARACTERISTICS values.	5
•	Changed From: Cycle to Cycle RMS jitter To: Additive phase jitter.	5
•	Changed Output rise and fall time (20%, 80%) MIN Value From: 100 To: 90	5
Cł	hanges from Revision A (October 2008) to Revision B	Page
•	Added PowerPAD information to the Pinout Package	1
•	Added PowerPAD information to the Pin Functions table	2
•	Deleted The PowerPAD™ of the QFN32	2



PACKAGE OPTION ADDENDUM

10-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCLVP215RHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVP215	Samples
CDCLVP215RHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVP215	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM


10-Jun-2016

n no event shall TI's liability aris	ing out of such information exceed the total	purchase price of the TI part(s) at	t issue in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Nov-2016


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVP215RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
CDCLVP215RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 2-Nov-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVP215RHBR	VQFN	RHB	32	3000	336.6	336.6	28.6
CDCLVP215RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity