



## MSP430FR697x(1), MSP430FR692x(1) Mixed-Signal Microcontrollers

### 1 Device Overview

#### 1.1 Features

- Embedded Microcontroller
  - 16-Bit RISC Architecture up to 16-MHz Clock
  - Wide Supply Voltage Range (1.8 V to 3.6 V) <sup>(1)</sup>
- Optimized Ultra-Low-Power Modes
  - Active Mode: Approximately 100  $\mu$ A/MHz
  - Standby (LPM3 With VLO): 0.4  $\mu$ A (Typical)
  - Real-Time Clock (RTC) (LPM3.5): 0.35  $\mu$ A (Typical) <sup>(2)</sup>
  - Shutdown (LPM4.5): 0.02  $\mu$ A (Typical)
- Ultra-Low-Power Ferroelectric RAM (FRAM)
  - Up to 128KB of Nonvolatile Memory
  - Ultra-Low-Power Writes
  - Fast Write at 125 ns per Word (64KB in 4 ms)
  - Unified Memory = Program + Data + Storage in One Single Space
  - $10^{15}$  Write Cycle Endurance
  - Radiation Resistant and Nonmagnetic
- Intelligent Digital Peripherals
  - 32-Bit Hardware Multiplier (MPY)
  - Three-Channel Internal Direct Memory Access (DMA)
  - RTC With Calendar and Alarm Functions
  - Five 16-Bit Timers With up to Seven Capture/Compare Registers Each
  - 16-Bit and 32-Bit Cyclic Redundancy Checker (CRC16, CRC32)
- High-Performance Analog
  - 16-Channel Analog Comparator
  - 12-Bit Analog-to-Digital Converter (ADC) With Internal Reference and Sample-and-Hold and up to 16 External Input Channels
  - Integrated LCD Driver With Contrast Control for up to 320 Segments
- Multifunction Input/Output Ports
  - All P1 to P10 and PJ Pins Support Capacitive Touch Capability Without Need for External Components
- Accessible Bit-, Byte- and Word-Wise (in Pairs)
- Edge-Selectable Wakeup From LPM on Ports P1, P2, P3, and P4
- Programmable Pullup and Pulldown on All Ports
- Code Security and Encryption
  - 128-Bit or 256-Bit AES Security Encryption and Decryption Coprocessor
  - True Random Number Seed for Random Number Generation Algorithm
- Enhanced Serial Communication
  - eUSCI\_A0 and eUSCI\_A1 Support:
    - UART With Automatic Baud-Rate Detection
    - IrDA Encode and Decode
    - SPI at Rates up to 10 Mbps
  - eUSCI\_B0 and eUSCI\_B1 Support:
    - I<sup>2</sup>C With Multiple-Slave Addressing
    - SPI at Rates up to 10 Mbps
  - Hardware UART and I<sup>2</sup>C Bootstrap Loader (BSL)
- Flexible Clock System
  - Fixed-Frequency DCO With 10 Selectable Factory-Trimmed Frequencies
  - Low-Power Low-Frequency Internal Clock Source (VLO)
  - 32-kHz Crystals (LFXT)
  - High-Frequency Crystals (HFXT)
- Development Tools and Software
  - Free Professional Development Environments With EnergyTrace++™ Technology
  - Experimenter and Development Kits
- Family Members
  - [Section 3](#) Summarizes the Device Variants and Available Packages Types
- For Complete Module Descriptions, See the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide* ([SLAU367](#))

(1) Minimum supply voltage is restricted by SVS levels.

(2) RTC is clocked by a 3.7-pF crystal.



## 1.2 Applications

- Water Meters
- Heat Meters
- Heat Cost Allocators
- Portable Medical Meters
- Data Logging

## 1.3 Description

The MSP430™ ultra-low-power (ULP) FRAM platform combines uniquely embedded FRAM and a holistic ultra-low-power system architecture, allowing innovators to increase performance at lowered energy budgets. FRAM technology combines the speed, flexibility, and endurance of SRAM with the stability and reliability of flash at much lower power.

The MSP430 ULP FRAM portfolio consists of a diverse set of devices that feature FRAM, the ULP 16-bit MSP430 CPU, and intelligent peripherals targeted for various applications. The ULP architecture showcases seven low-power modes, which are optimized to achieve extended battery life in energy-challenged applications.

**Device Information<sup>(1)</sup>**

| PART NUMBER     | PACKAGE    | BODY SIZE <sup>(2)</sup> |
|-----------------|------------|--------------------------|
| MSP430FR6979PZ  | LQFP (100) | 14 mm × 14 mm            |
| MSP430FR6979PN  | LQFP (80)  | 12 mm × 12 mm            |
| MSP430FR6928PM  | LQFP (64)  | 10 mm × 10 mm            |
| MSP430FR6927RGC | VQFN (64)  | 9 mm × 9 mm              |

(1) For the most current part, package, and ordering information, see the *Package Option Addendum* in [Section 9](#), or see the TI website at [www.ti.com](http://www.ti.com).

(2) The sizes shown here are approximations. For the package dimensions with tolerances, see the *Mechanical Data* in [Section 9](#).

## 1.4 Functional Block Diagram

Figure 1-1 and Figure 1-2 show the functional block diagrams.





Figure 1-1. Functional Block Diagram – MSP430FR697x, MSP430FR697x1



NOTE: HF crystal oscillator and corresponding HFXIN and HFXOUT pins are not implemented in the MSP430FR692x devices.

**Figure 1-2. Functional Block Diagram – MSP430FR692x(1)**

## Table of Contents

|          |                                                                                             |                           |          |                                                         |                            |
|----------|---------------------------------------------------------------------------------------------|---------------------------|----------|---------------------------------------------------------|----------------------------|
| <b>1</b> | <b>Device Overview</b>                                                                      | <b><a href="#">1</a></b>  | 5.11     | Typical Characteristics, Current Consumption per Module | <a href="#">35</a>         |
| 1.1      | Features                                                                                    | <a href="#">1</a>         | 5.12     | Thermal Packaging Characteristics                       | <a href="#">36</a>         |
| 1.2      | Applications                                                                                | <a href="#">2</a>         | 5.13     | Timing and Switching Characteristics                    | <a href="#">37</a>         |
| 1.3      | Description                                                                                 | <a href="#">2</a>         | <b>6</b> | <b>Detailed Description</b>                             | <b><a href="#">65</a></b>  |
| 1.4      | Functional Block Diagram                                                                    | <a href="#">3</a>         | 6.1      | Overview                                                | <a href="#">65</a>         |
| <b>2</b> | <b>Revision History</b>                                                                     | <b><a href="#">6</a></b>  | 6.2      | CPU                                                     | <a href="#">65</a>         |
| <b>3</b> | <b>Device Comparison</b>                                                                    | <b><a href="#">7</a></b>  | 6.3      | Operating Modes                                         | <a href="#">66</a>         |
| <b>4</b> | <b>Terminal Configuration and Functions</b>                                                 | <b><a href="#">8</a></b>  | 6.4      | Interrupt Vector Table and Signatures                   | <a href="#">68</a>         |
| 4.1      | Pin Diagram – PZ Package – MSP430FR697x, MSP430FR697x1                                      | <a href="#">8</a>         | 6.5      | Bootstrap Loader (BSL)                                  | <a href="#">71</a>         |
| 4.2      | Pin Diagram – PN Package – MSP430FR697x, MSP430FR697x1                                      | <a href="#">9</a>         | 6.6      | JTAG Operation                                          | <a href="#">71</a>         |
| 4.3      | Pin Diagram – PM or RGC Package – MSP430FR692x, MSP430FR692x1                               | <a href="#">10</a>        | 6.7      | FRAM                                                    | <a href="#">72</a>         |
| 4.4      | Signal Descriptions                                                                         | <a href="#">11</a>        | 6.8      | RAM                                                     | <a href="#">72</a>         |
| 4.5      | Pin Multiplexing                                                                            | <a href="#">26</a>        | 6.9      | Tiny RAM                                                | <a href="#">72</a>         |
| 4.6      | Connection of Unused Pins                                                                   | <a href="#">26</a>        | 6.10     | Memory Protection Unit Including IP Encapsulation       | <a href="#">72</a>         |
| <b>5</b> | <b>Specifications</b>                                                                       | <b><a href="#">27</a></b> | 6.11     | Peripherals                                             | <a href="#">73</a>         |
| 5.1      | Absolute Maximum Ratings                                                                    | <a href="#">27</a>        | 6.12     | Device Descriptors (TLV)                                | <a href="#">119</a>        |
| 5.2      | ESD Ratings                                                                                 | <a href="#">27</a>        | 6.13     | Memory                                                  | <a href="#">121</a>        |
| 5.3      | Recommended Operating Conditions                                                            | <a href="#">27</a>        | 6.14     | Identification                                          | <a href="#">137</a>        |
| 5.4      | Active Mode Supply Current Into $V_{CC}$ Excluding External Current                         | <a href="#">28</a>        | <b>7</b> | <b>Applications, Implementation, and Layout</b>         | <b><a href="#">138</a></b> |
| 5.5      | Typical Characteristics, Active Mode Supply Currents                                        | <a href="#">29</a>        | 7.1      | Device Connection and Layout Fundamentals               | <a href="#">138</a>        |
| 5.6      | Low-Power Mode (LPM0, LPM1) Supply Currents Into $V_{CC}$ Excluding External Current        | <a href="#">29</a>        | 7.2      | Peripheral- and Interface-Specific Design Information   | <a href="#">142</a>        |
| 5.7      | Low-Power Mode LPM2, LPM3, LPM4 Supply Currents (Into $V_{CC}$ ) Excluding External Current | <a href="#">30</a>        | <b>8</b> | <b>Device and Documentation Support</b>                 | <b><a href="#">146</a></b> |
| 5.8      | Low-Power Mode With LCD Supply Currents (Into $V_{CC}$ ) Excluding External Current         | <a href="#">32</a>        | 8.1      | Device Support                                          | <a href="#">146</a>        |
| 5.9      | Low-Power Mode LPMx.5 Supply Currents (Into $V_{CC}$ ) Excluding External Current           | <a href="#">33</a>        | 8.2      | Documentation Support                                   | <a href="#">149</a>        |
| 5.10     | Typical Characteristics, Low-Power Mode Supply Currents                                     | <a href="#">34</a>        | 8.3      | Trademarks                                              | <a href="#">150</a>        |
|          |                                                                                             |                           | 8.4      | Electrostatic Discharge Caution                         | <a href="#">150</a>        |
|          |                                                                                             |                           | 8.5      | Export Control Notice                                   | <a href="#">150</a>        |
|          |                                                                                             |                           | 8.6      | Glossary                                                | <a href="#">150</a>        |
|          |                                                                                             |                           | <b>9</b> | <b>Mechanical, Packaging, and Orderable Information</b> | <b><a href="#">150</a></b> |
|          |                                                                                             |                           | 9.1      | Packaging Information                                   | <a href="#">150</a>        |

## 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from August 28, 2014 to March 9, 2015                                                                                                       | Page                |
|-----------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|
| • Moved $T_{stg}$ to <a href="#">Section 5.1</a> and removed <i>Handling Ratings</i> table.....                                                     | <a href="#">27</a>  |
| • Added <a href="#">Section 5.2, ESD Ratings</a> .....                                                                                              | <a href="#">27</a>  |
| • Changed " $I_{LPM3,XT12}$ " parameter from "includes SVS" to "excludes SVS" .....                                                                 | <a href="#">30</a>  |
| • Deleted "RAM disabled." from footnote for $I_{LPM3,VLO}$ .....                                                                                    | <a href="#">30</a>  |
| • Changed note from "Low-power mode 3, 12-pF crystal, including SVS" to "...excluding SVS", and changed listed test conditions to exclude SVS ..... | <a href="#">30</a>  |
| • Deleted "RAM disabled." from footnote for $I_{LPM4}$ .....                                                                                        | <a href="#">31</a>  |
| • Moved "FRAM access time error" interrupt source and "ACCTEIFG" interrupt flag from "System NMI" to "System Reset" row.....                        | <a href="#">68</a>  |
| • Added eUSCI_B1 to list in <a href="#">Section 6.11.22.2</a> .....                                                                                 | <a href="#">82</a>  |
| • Switched PxSEL0.y and PxSEL1.y inputs in <a href="#">Figure 6-1</a> to correct inputs to multiplexers.....                                        | <a href="#">84</a>  |
| • Switched P2SEL0.x and P2SEL1.x inputs in P2.4 to P2.7 schematic to show correct inputs to multiplexers.....                                       | <a href="#">89</a>  |
| • Switched P6SEL0.x and P6SEL1.x inputs in P6.0 to P6.7 schematic to show correct inputs to multiplexers.....                                       | <a href="#">97</a>  |
| • Switched P8SEL0.x and P8SEL1.x inputs in P8.4 to P8.7 schematic to show correct inputs to multiplexers .....                                      | <a href="#">104</a> |
| • Switched P9SEL0.x and P9SEL1.x inputs in P9.0 to P9.3 schematic to show correct inputs to multiplexers .....                                      | <a href="#">106</a> |
| • Switched P9SEL0.x and P9SEL1.x inputs in P9.4 to P9.7 schematic to show correct inputs to multiplexers .....                                      | <a href="#">108</a> |
| • Switched PJSEL0.4 and PJSEL1.4 inputs in PJ.4 schematic to show correct inputs to multiplexers.....                                               | <a href="#">111</a> |
| • Switched PJSEL0.5 and PJSEL1.5 inputs in PJ.5 schematic to show correct inputs to multiplexers.....                                               | <a href="#">112</a> |
| • Switched PJSEL0.6 and PJSEL1.6 inputs in PJ.6 schematic to show correct inputs to multiplexers.....                                               | <a href="#">114</a> |
| • Switched PJSEL0.7 and PJSEL1.7 inputs in PJ.7 schematic to show correct inputs to multiplexers.....                                               | <a href="#">115</a> |
| • Switched P1SEL0.x and P1SEL1.x inputs in <a href="#">Section 6.11.23.20</a> schematic .....                                                       | <a href="#">117</a> |
| • Added notes to <a href="#">Table 6-41</a> .....                                                                                                   | <a href="#">119</a> |
| • Changed <a href="#">Figure 8-1</a> : Corrected "ESI" label. Added note. ....                                                                      | <a href="#">148</a> |

### 3 Device Comparison

Table 3-1 and Table 3-2 summarize the available family members.

**Table 3-1. Family Members With UART BSL<sup>(1)(2)</sup>**

| Device       | FRAM<br>(KB) | SRAM<br>(KB) | Clock<br>System     | Timer_A      | Timer_B | eUSCI |   | AES | ADC12_<br>B      | LCD_C              | I/O      | Package<br>Type |
|--------------|--------------|--------------|---------------------|--------------|---------|-------|---|-----|------------------|--------------------|----------|-----------------|
|              |              |              |                     |              |         | A     | B |     |                  |                    |          |                 |
| MSP430FR6979 | 128          | 2            | DCO<br>HFXT<br>LFXT | 3, 3<br>2, 5 | 7       | 2     | 2 | yes | 12 ext<br>16 ext | 240 seg<br>320 seg | 63<br>83 | 80 PN<br>100 PZ |
| MSP430FR6977 | 64           | 2            | DCO<br>HFXT<br>LFXT | 3, 3<br>2, 5 | 7       | 2     | 2 | yes | 12 ext<br>16 ext | 240 seg<br>320 seg | 63<br>83 | 80 PN<br>100 PZ |
| MSP430FR6928 | 96           | 2            | DCO<br>LFXT         | 3, 3<br>2, 5 | 7       | 2     | 2 | yes | 8 ext            | 116 seg<br>(4 mux) | 52       | 64 PM           |
| MSP430FR6927 | 64           | 2            | DCO<br>LFXT         | 3, 3<br>2, 5 | 7       | 2     | 2 | yes | 8 ext            | 116 seg<br>(4 mux) | 52       | 64 PM<br>64 RGC |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/package](http://www.ti.com/package).

**Table 3-2. Family Members With I<sup>2</sup>C BSL<sup>(1)(2)</sup>**

| Device        | FRAM<br>(KB) | SRAM<br>(KB) | Clock<br>System     | Timer_A      | Timer_B | eUSCI |   | AES | ADC12_<br>B      | LCD_C              | I/O      | Package<br>Type |
|---------------|--------------|--------------|---------------------|--------------|---------|-------|---|-----|------------------|--------------------|----------|-----------------|
|               |              |              |                     |              |         | A     | B |     |                  |                    |          |                 |
| MSP430FR69791 | 128          | 2            | DCO<br>HFXT<br>LFXT | 3, 3<br>2, 5 | 7       | 2     | 2 | yes | 12 ext<br>16 ext | 240 seg<br>320 seg | 63<br>83 | 80 PN<br>100 PZ |
| MSP430FR69271 | 64           | 2            | DCO<br>LFXT         | 3, 3<br>2, 5 | 7       | 2     | 2 | yes | 8 ext            | 116 seg<br>(4 mux) | 52       | 64 PM<br>64 RGC |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/package](http://www.ti.com/package).

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagram – PZ Package – MSP430FR697x, MSP430FR697x1

Figure 4-1 shows the 100-pin PZ package pin assignments.





Figure 4-1. 100-Pin PZ Package (Top View)

## 4.2 Pin Diagram – PN Package – MSP430FR697x, MSP430FR697x1

Figure 4-2 shows the 80-pin PN package pin assignments.




On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX  
On devices with I<sup>2</sup>C BSL: P1.6: BSLSDA; P1.7: BSLSCL

Figure 4-2. 80-Pin PN Package (Top View)

### 4.3 Pin Diagram – PM or RGC Package – MSP430FR692x, MSP430FR692x1

Figure 4-3 shows the 64-pin PM or RGC package pin assignments.



On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX  
On devices with I<sup>2</sup>C BSL: P1.6: BSLSDA; P1.7: BSLSCL

Figure 4-3. 64-Pin PM or RGC Package (Top View)

## 4.4 Signal Descriptions

Table 4-1 and Table 4-2 describe the device signals.

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions**

| TERMINAL                           |     |      |     |      | DESCRIPTION                                                                                                                                                                                                                                                                                      |
|------------------------------------|-----|------|-----|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                               | PZ  |      | PN  |      |                                                                                                                                                                                                                                                                                                  |
|                                    | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                                                                                                                  |
| P4.3/UCA0SOMI/UCA0RXD/<br>UCB1STE  | 1   |      | 1   |      | General-purpose digital I/O<br>USCI_A0: Slave out, master in (SPI mode)<br>USCI_A0: Receive data (UART mode)<br>USCI_B1: Slave transmit enable (SPI mode)                                                                                                                                        |
| P1.4/UCB0CLK/UCA0STE/<br>TA1.0/Sx  | 2   | S1   | 2   | S3   | General-purpose digital I/O<br>USCI_B0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>USCI_A0: Slave transmit enable (SPI mode)<br>Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific)        |
| P1.5/UCB0STE/<br>UCA0CLK/TA0.0/Sx  | 3   | S0   | 3   | S2   | General-purpose digital I/O<br>USCI_B0: Slave transmit enable (SPI mode)<br>USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_A TA0 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific)        |
| P1.6/UCB0SIMO/UCB0SDA/<br>TA0.1/Sx | 4   |      | 4   | S1   | General-purpose digital I/O<br>USCI_B0: Slave in, master out (SPI mode)<br>USCI_B0: I <sup>2</sup> C data (I <sup>2</sup> C mode)<br>BSL data (I <sup>2</sup> C BSL)<br>Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)   |
| P1.7/UCB0SOMI/UCB0SCL/<br>TA0.2/Sx | 5   |      | 5   | S0   | General-purpose digital I/O<br>USCI_B0: Slave out, master in (SPI mode)<br>USCI_B0: I <sup>2</sup> C clock (I <sup>2</sup> C mode)<br>BSL clock (I <sup>2</sup> C BSL)<br>Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific) |
| R33/LCDCAP                         | 6   |      | 6   |      | Input/output port of most positive analog LCD voltage (V1)<br>LCD capacitor connection                                                                                                                                                                                                           |
| P6.0/R23                           | 7   |      | 7   |      | General-purpose digital I/O<br>Input/output port of second most positive analog LCD voltage (V2)                                                                                                                                                                                                 |
| P6.1/R13/LCDREF                    | 8   |      | 8   |      | General-purpose digital I/O<br>Input/output port of third most positive analog LCD voltage (V3 or V4)<br>External reference voltage input for regulated LCD voltage                                                                                                                              |
| P6.2/COUT/R03                      | 9   |      | 9   |      | General-purpose digital I/O<br>Comparator output<br>Input/output port of lowest analog LCD voltage (V5)                                                                                                                                                                                          |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL             |     |      |     |      | DESCRIPTION                                                                                                                                                                                       |
|----------------------|-----|------|-----|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                 | PZ  |      | PN  |      |                                                                                                                                                                                                   |
|                      | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                   |
| P6.3/COM0            | 10  |      | 10  |      | General-purpose digital I/O<br>LCD common output COM0 for LCD backplane                                                                                                                           |
| P6.4/TB0.0/COM1/Sx   | 11  |      | 11  | S36  | General-purpose digital I/O<br>Timer_B TB0 CCR0 capture: CCI0B input, compare: Out0 output<br>LCD common output COM1 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P6.5/TB0.1/COM2/Sx   | 12  |      | 12  | S35  | General-purpose digital I/O<br>Timer_B TB0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD common output COM2 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P6.6/TB0.2/COM3/Sx   | 13  |      | 13  | S34  | General-purpose digital I/O<br>Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD common output COM3 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P2.4/TB0.3/COM4/Sx   | 14  | S43  | 14  | S33  | General-purpose digital I/O<br>Timer_B TB0 CCR3 capture: CCI3A input, compare: Out3 output<br>LCD common output COM4 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P2.5/TB0.4/COM5/Sx   | 15  | S42  | 15  | S32  | General-purpose digital I/O<br>Timer_B TB0 CCR4 capture: CCI4A input, compare: Out4 output<br>LCD common output COM5 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P2.6/TB0.5/COM6/Sx   | 16  | S41  | 16  | S31  | General-purpose digital I/O<br>Timer_B TB0 CCR5 capture: CCI5A input, compare: Out5 output<br>LCD common output COM6 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P2.7/TB0.6/COM7/Sx   | 17  | S40  | 17  | S30  | General-purpose digital I/O<br>Timer_B TB0 CCR6 capture: CCI6A input, compare: Out6 output<br>LCD common output COM7 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P10.2/TA1.0/SMCLK/Sx | 18  | S39  |     |      | General-purpose digital I/O<br>Timer_A TA1 CCR0 capture: CCI0B input, compare: Out0 output<br>SMCLK output<br>LCD segment output (segment number is package specific)                             |
| P5.0/TA1.1/MCLK/Sx   | 19  | S38  |     |      | General-purpose digital I/O<br>Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output<br>MCLK output<br>LCD segment output (segment number is package specific)                              |
| P5.1/TA1.2/Sx        | 20  | S37  |     |      | General-purpose digital I/O<br>Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific)                                             |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL                             |     |      |     |      | DESCRIPTION                                                                                                                                                                                                                              |
|--------------------------------------|-----|------|-----|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                 | PZ  |      | PN  |      |                                                                                                                                                                                                                                          |
|                                      | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                                                          |
| P5.2/TA1.0/TA1CLK/ACLK/Sx            | 21  | S36  |     |      | General-purpose digital I/O<br>Timer_A TA1 CCR0 capture: CCI0B input, compare: Out0 output<br>Timer_A TA1 clock signal TA0CLK input<br>ACLK output (divided by 1, 2, 4, or 8)<br>LCD segment output (segment number is package specific) |
| P5.3/UCB1STE/Sx                      | 22  | S35  |     |      | General-purpose digital I/O<br>USCI_B1: Slave transmit enable (SPI mode)<br>LCD segment output (segment number is package specific)                                                                                                      |
| P3.0/UCB1CLK/Sx                      | 23  | S34  | 18  | S29  | General-purpose digital I/O<br>USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>LCD segment output (segment number is package specific)                                                            |
| P3.1/UCB1SIMO/UCB1SDA/Sx             | 24  | S33  | 19  | S28  | General-purpose digital I/O<br>USCI_B1: Slave in, master out (SPI mode)<br>USCI_B1: I <sup>2</sup> C data (I <sup>2</sup> C mode)<br>LCD segment output (segment number is package specific)                                             |
| P3.2/UCB1SOMI/UCB1SCL/Sx             | 25  | S32  | 20  | S27  | General-purpose digital I/O<br>USCI_B1: Slave out, master in (SPI mode)<br>USCI_B1: I <sup>2</sup> C clock (I <sup>2</sup> C mode)<br>LCD segment output (segment number is package specific)                                            |
| DVSS1                                | 26  |      | 21  |      | Digital ground supply                                                                                                                                                                                                                    |
| DVCC1                                | 27  |      | 22  |      | Digital power supply                                                                                                                                                                                                                     |
| TEST/SBWTK                           | 28  |      | 23  |      | Test mode pin - select digital I/O on JTAG pins<br>Spy-Bi-Wire input clock                                                                                                                                                               |
| $\overline{\text{RST}}$ /NMI/SBWTDIO | 29  |      | 24  |      | Reset input active low<br>Nonmaskable interrupt input<br>Spy-Bi-Wire data input/output                                                                                                                                                   |
| PJ.0/TDO/TB0OUTH/SMCLK/SRSCG1        | 30  |      | 25  |      | General-purpose digital I/O<br>Test data output port<br>Switch all PWM outputs high impedance input - Timer_B TB0<br>SMCLK output<br>Low-power debug: CPU Status register SCG1                                                           |
| PJ.1/TDI/TCLK/MCLK/SRSCG0            | 31  |      | 26  |      | General-purpose digital I/O<br>Test data input or test clock input<br>MCLK output<br>Low-power debug: CPU Status register SCG0                                                                                                           |
| PJ.2/TMS/ACLK/SROSCOFF               | 32  |      | 27  |      | General-purpose digital I/O<br>Test mode select<br>ACLK output (divided by 1, 2, 4, or 8)<br>Low-power debug: CPU Status register OSCOFF                                                                                                 |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL                           |     |      |     |      | DESCRIPTION                                                                                                                                                                                                                                  |
|------------------------------------|-----|------|-----|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                               | PZ  |      | PN  |      |                                                                                                                                                                                                                                              |
|                                    | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                                                              |
| PJ.3/TCK/COUT/SRCPUOFF             | 33  |      | 28  |      | General-purpose digital I/O<br>Test clock<br>Comparator output<br>Low-power debug: CPU Status register CPUOFF                                                                                                                                |
| P6.7/TA0CLK/Sx                     | 34  | S31  | 29  | S26  | General-purpose digital I/O<br>Timer_A TA0 clock signal TA0CLK input<br>LCD segment output (segment number is package specific)                                                                                                              |
| P7.5/TA0.2/Sx                      | 35  | S30  | 30  | S25  | General-purpose digital I/O<br>Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific)                                                                                        |
| P7.6/TA0.1/Sx                      | 36  | S29  | 31  | S24  | General-purpose digital I/O<br>Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)                                                                                        |
| P10.1/TA0.0/Sx                     | 37  | S28  |     |      | General-purpose digital I/O<br>Timer_A TA0 CCR0 capture: CCI0B input, compare: Out0 output<br>LCD segment output (segment number is package specific)                                                                                        |
| P7.7/TA1.2/TB0OUTH/Sx              | 38  | S27  | 32  | S23  | General-purpose digital I/O<br>Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output<br>Switch all PWM outputs high impedance input - Timer_B TB0<br>LCD segment output (segment number is package specific)                           |
| P3.3/TA1.1/TB0CLK/Sx               | 39  | S26  | 33  | S22  | General-purpose digital I/O<br>Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output<br>Timer_B TB0 clock signal TB0CLK input<br>LCD segment output (segment number is package specific)                                               |
| P3.4/UCA1SIMO/UCA1TXD/<br>TB0.0/Sx | 40  | S25  | 34  | S21  | General-purpose digital I/O<br>USCI_A1: Slave in, master out (SPI mode)<br>USCI_A1: Transmit data (UART mode)<br>Timer_B TB0 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific)      |
| P3.5/UCA1SOMI/UCA1RXD/<br>TB0.1/Sx | 41  | S24  | 35  | S20  | General-purpose digital I/O<br>USCI_A1: Slave out, master in (SPI mode)<br>USCI_A1: Receive data (UART mode)<br>Timer_B TB0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)       |
| P3.6/UCA1CLK/TB0.2/Sx              | 42  | S23  | 36  | S19  | General-purpose digital I/O<br>USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific) |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL                                  |     |      |     |      | DESCRIPTION                                                                                                                                                                                                                                                                                                 |
|-------------------------------------------|-----|------|-----|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                      | PZ  |      | PN  |      |                                                                                                                                                                                                                                                                                                             |
|                                           | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                                                                                                                             |
| P3.7/UCA1STE/TB0.3/Sx                     | 43  | S22  | 37  | S18  | General-purpose digital I/O<br>USCI_A1: Slave transmit enable (SPI mode)<br>Timer_B TB0 CCR3 capture: CCI3B input, compare: Out3 output<br>LCD segment output (segment number is package specific)                                                                                                          |
| P8.0/RTCCLK/Sx                            | 44  | S21  |     |      | General-purpose digital I/O<br>RTC clock output for calibration<br>LCD segment output (segment number is package specific)                                                                                                                                                                                  |
| P8.1/DMAE0/Sx                             | 45  | S20  |     |      | General-purpose digital I/O<br>DMA external trigger input<br>LCD segment output (segment number is package specific)                                                                                                                                                                                        |
| P8.2/Sx                                   | 46  | S19  |     |      | General-purpose digital I/O<br>LCD segment output (segment number is package specific)                                                                                                                                                                                                                      |
| P8.3/MCLK/Sx                              | 47  | S18  |     |      | General-purpose digital I/O<br>MCLK output<br>LCD segment output (segment number is package specific)                                                                                                                                                                                                       |
| P2.3/UCA0STE/TB0OUTH/Sx                   | 48  |      | 38  | S17  | General-purpose digital I/O<br>USCI_A0: Slave transmit enable (SPI mode)<br>Switch all PWM outputs high impedance input - Timer_B TB0<br>LCD segment output (segment number is package specific)                                                                                                            |
| P2.2/UCA0CLK/TB0.4/<br>RTCCLK/Sx          | 49  |      | 39  | S16  | General-purpose digital I/O<br>USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_B TB0 CCR4 capture: CCI4B input, compare: Out4 output<br>RTC clock output for calibration<br>LCD segment output (segment number is package specific)                            |
| P2.1/UCA0SOMI/UCA0RXD/<br>TB0.5/DMAE0/Sx  | 50  |      | 40  | S15  | General-purpose digital I/O<br>USCI_A0: Slave out, master in (SPI mode)<br>USCI_A0: Receive data (UART mode)<br>BSL receive (UART BSL)<br>Timer_B TB0 CCR5 capture: CCI5B input, compare: Out5 output<br>DMA external trigger input<br>LCD segment output (segment number is package specific)              |
| P2.0/UCA0SIMO/UCA0TXD/<br>TB0.6/TB0CLK/Sx | 51  |      | 41  | S14  | General-purpose digital I/O<br>USCI_A0: Slave in, master out (SPI mode)<br>USCI_A0: Transmit data (UART mode)<br>BSL transmit (UART BSL)<br>Timer_B TB0 CCR6 capture: CCI6B input, compare: Out6 output<br>Timer_B TB0 clock signal TB0CLK input<br>LCD segment output (segment number is package specific) |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL                         |     |      |     |      | DESCRIPTION                                                                                                                                                                                        |
|----------------------------------|-----|------|-----|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                             | PZ  |      | PN  |      |                                                                                                                                                                                                    |
|                                  | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                    |
| P7.0/TA0CLK/Sx                   | 52  | S17  | 42  | S13  | General-purpose digital I/O<br>Timer_A TA0 clock signal TA0CLK input<br>LCD segment output (segment number is package specific)                                                                    |
| P7.1/TA0.0/Sx                    | 53  | S16  | 43  | S12  | General-purpose digital I/O<br>Timer_A TA0 CCR0 capture: CCI0B input, compare: Out0 output<br>LCD segment output (segment number is package specific)                                              |
| P7.2/TA0.1/Sx                    | 54  | S15  | 44  | S11  | General-purpose digital I/O<br>Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)                                              |
| P7.3/TA0.2/Sx                    | 55  | S14  | 45  | S10  | General-purpose digital I/O<br>Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific)                                              |
| P7.4/SMCLK/Sx                    | 56  | S13  |     |      | General-purpose digital I/O<br>SMCLK output<br>LCD segment output (segment number is package specific)                                                                                             |
| DVSS2                            | 57  |      | 46  |      | Digital ground supply                                                                                                                                                                              |
| DVCC2                            | 58  |      | 47  |      | Digital power supply                                                                                                                                                                               |
| P8.4/A7/C7                       | 59  |      |     |      | General-purpose digital I/O<br>Analog input A7<br>Comparator input C7                                                                                                                              |
| P8.5/A6/C6                       | 60  |      |     |      | General-purpose digital I/O<br>Analog input A6<br>Comparator input C6                                                                                                                              |
| P8.6/A5/C5                       | 61  |      |     |      | General-purpose digital I/O<br>Analog input A5<br>Comparator input C5                                                                                                                              |
| P8.7/A4/C4                       | 62  |      |     |      | General-purpose digital I/O<br>Analog input A4<br>Comparator input C4                                                                                                                              |
| P1.3/TA1.2/A3/C3                 | 63  |      | 48  |      | General-purpose digital I/O<br>Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output<br>Analog input A3<br>Comparator input C3                                                               |
| P1.2/TA1.1/TA0CLK/<br>COUT/A2/C2 | 64  |      | 49  |      | General-purpose digital I/O<br>Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output<br>Timer_A TA0 clock signal TA0CLK input<br>Comparator output<br>Analog input A2<br>Comparator input C2 |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL                                            |     |      |     |      | DESCRIPTION                                                                                                                                                                                                                                                                                                   |
|-----------------------------------------------------|-----|------|-----|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                                | PZ  |      | PN  |      |                                                                                                                                                                                                                                                                                                               |
|                                                     | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                                                                                                                               |
| P1.1/TA0.2/TA1CLK/<br>COUT/A1/C1/VREF+/VeREF+       | 65  |      | 50  |      | General-purpose digital I/O<br>Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output<br>Timer_A TA1 clock signal TA1CLK input<br>Comparator output<br>Analog input A1<br>Comparator input C1<br>Output of positive reference voltage<br>Input for an external positive reference voltage to the ADC     |
| P1.0/TA0.1/DMAE0/<br>RTCCLK/A0/C0/ VREF-<br>/VeREF- | 66  |      | 51  |      | General-purpose digital I/O<br>Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>DMA external trigger input<br>RTC clock output for calibration<br>Analog input A0<br>Comparator input C0<br>Output of negative reference voltage<br>Input for an external negative reference voltage to the ADC |
| P9.0/A8/C8                                          | 67  |      | 52  |      | General-purpose digital I/O<br>Analog input A8<br>Comparator input C8                                                                                                                                                                                                                                         |
| P9.1/A9/C9                                          | 68  |      | 53  |      | General-purpose digital I/O<br>Analog input A9<br>Comparator input C9                                                                                                                                                                                                                                         |
| P9.2/A10/C10                                        | 69  |      | 54  |      | General-purpose digital I/O<br>Analog input A10; comparator input C10                                                                                                                                                                                                                                         |
| P9.3/A11/C11                                        | 70  |      | 55  |      | General-purpose digital I/O<br>Analog input A11<br>Comparator input C11                                                                                                                                                                                                                                       |
| P9.4/A12/C12                                        | 71  |      | 56  |      | General-purpose digital I/O<br>Analog input A12<br>Comparator input C12                                                                                                                                                                                                                                       |
| P9.5/A13/C13                                        | 72  |      | 57  |      | General-purpose digital I/O<br>Analog input A13<br>Comparator input C13                                                                                                                                                                                                                                       |
| P9.6/A14/C14                                        | 73  |      | 58  |      | General-purpose digital I/O<br>Analog input A14<br>Comparator input C14                                                                                                                                                                                                                                       |
| P9.7/A15/C15                                        | 74  |      | 59  |      | General-purpose digital I/O<br>Analog input A15<br>Comparator input C15                                                                                                                                                                                                                                       |
| DVCC4                                               | 75  |      | 60  |      | Digital power supply                                                                                                                                                                                                                                                                                          |
| DVSS4                                               | 76  |      | 61  |      | Digital ground supply                                                                                                                                                                                                                                                                                         |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL                 |     |      |     |      | DESCRIPTION                                                                                                                                                                                                                                  |
|--------------------------|-----|------|-----|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                     | PZ  |      | PN  |      |                                                                                                                                                                                                                                              |
|                          | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                                                              |
| NC                       | 77  |      | 62  |      | No connect                                                                                                                                                                                                                                   |
| NC                       | 78  |      | 63  |      | No connect                                                                                                                                                                                                                                   |
| AVCC1                    | 79  |      | 64  |      | Analog power supply                                                                                                                                                                                                                          |
| AVSS3                    | 80  |      | 65  |      | Analog ground supply                                                                                                                                                                                                                         |
| PJ.7/HFXOUT              | 81  |      | 66  |      | General-purpose digital I/O<br>Output terminal of crystal oscillator XT2                                                                                                                                                                     |
| PJ.6/HFXIN               | 82  |      | 67  |      | General-purpose digital I/O<br>Input terminal for crystal oscillator XT2                                                                                                                                                                     |
| AVSS1                    | 83  |      | 68  |      | Analog ground supply                                                                                                                                                                                                                         |
| PJ.4/LFXIN               | 84  |      | 69  |      | General-purpose digital I/O<br>Input terminal for crystal oscillator XT1                                                                                                                                                                     |
| PJ.5/LFXOUT              | 85  |      | 70  |      | General-purpose digital I/O<br>Output terminal of crystal oscillator XT1                                                                                                                                                                     |
| AVSS2                    | 86  |      | 71  |      | Analog ground supply                                                                                                                                                                                                                         |
| P5.4/UCA1SIMO/UCA1TXD/Sx | 87  | S12  |     |      | General-purpose digital I/O<br>USCI_A1: Slave in, master out (SPI mode)<br>USCI_A1: Transmit data (UART mode)<br>LCD segment output (segment number is package specific)                                                                     |
| P5.5/UCA1SOMI/UCA1RXD/Sx | 88  | S11  |     |      | General-purpose digital I/O<br>USCI_A1: Slave out, master in (SPI mode)<br>USCI_A1: Receive data (UART mode)<br>LCD segment output (segment number is package specific)                                                                      |
| P5.6/UCA1CLK/Sx          | 89  | S10  |     |      | General-purpose digital I/O<br>USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>LCD segment output (segment number is package specific)                                                                |
| P5.7/UCA1STE/TB0CLK/Sx   | 90  | S9   |     |      | General-purpose digital I/O<br>USCI_A1: Slave transmit enable (SPI mode)<br>Timer_B TB0 clock signal TB0CLK input<br>LCD segment output (segment number is package specific)                                                                 |
| P4.4/UCB1STE/TA1CLK/Sx   | 91  | S8   | 72  | S9   | General-purpose digital I/O<br>USCI_B1: Slave transmit enable (SPI mode)<br>Timer_A TA1 clock signal TA1CLK input<br>LCD segment output (segment number is package specific)                                                                 |
| P4.5/UCB1CLK/TA1.0/Sx    | 92  | S7   | 73  | S8   | General-purpose digital I/O<br>USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific) |

**Table 4-1. MSP430FR697x, MSP430FR697x1 Signal Descriptions (continued)**

| TERMINAL                           |     |      |     |      | DESCRIPTION                                                                                                                                                                                                                                                  |
|------------------------------------|-----|------|-----|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                               | PZ  |      | PN  |      |                                                                                                                                                                                                                                                              |
|                                    | NO. | Seg. | NO. | Seg. |                                                                                                                                                                                                                                                              |
| P4.6/UCB1SIMO/UCB1SDA/<br>TA1.1/Sx | 93  | S6   | 74  | S7   | General-purpose digital I/O<br>USCI_B1: Slave in, master out (SPI mode)<br>USCI_B1: I <sup>2</sup> C data (I <sup>2</sup> C mode)<br>Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)  |
| P4.7/UCB1SOMI/UCB1SCL/<br>TA1.2/Sx | 94  | S5   | 75  | S6   | General-purpose digital I/O<br>USCI_B1: Slave out, master in (SPI mode)<br>USCI_B1: I <sup>2</sup> C clock (I <sup>2</sup> C mode)<br>Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific) |
| P10.0/SMCLK/Sx                     | 95  | S4   |     |      | General-purpose digital I/O<br>SMCLK output<br>LCD segment output (segment number is package specific)                                                                                                                                                       |
| P4.0/UCB1SIMO/UCB1SDA/<br>MCLK/Sx  | 96  | S3   | 76  | S5   | General-purpose digital I/O<br>USCI_B1: Slave in, master out (SPI mode)<br>USCI_B1: I <sup>2</sup> C data (I <sup>2</sup> C mode)<br>MCLK output<br>LCD segment output (segment number is package specific)                                                  |
| P4.1/UCB1SOMI/UCB1SCL/<br>ACLK/Sx  | 97  | S2   | 77  | S4   | General-purpose digital I/O<br>USCI_B1: Slave out, master in (SPI mode)<br>USCI_B1: I <sup>2</sup> C clock (I <sup>2</sup> C mode)<br>ACLK output (divided by 1, 2, 4, or 8)<br>LCD segment output (segment number is package specific)                      |
| DVSS3                              | 98  |      | 78  |      | Digital ground supply                                                                                                                                                                                                                                        |
| DVCC3                              | 99  |      | 79  |      | Digital power supply                                                                                                                                                                                                                                         |
| P4.2/UCA0SIMO/UCA0TXD/<br>UCB1CLK  | 100 |      | 80  |      | General-purpose digital I/O<br>USCI_A0: Slave in, master out (SPI mode)<br>USCI_A0: Transmit data (UART mode)<br>USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)                                                         |

**Table 4-2. MSP430FR692x(1) Signal Descriptions**

| TERMINAL                       |        |      | DESCRIPTION                                                                                                                                                                                                                                                                                      |
|--------------------------------|--------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                           | PM RGC |      |                                                                                                                                                                                                                                                                                                  |
|                                | NO.    | Seg. |                                                                                                                                                                                                                                                                                                  |
| P4.3/UCA0SOMI/UCA0RXD/UCB1STE  | 1      |      | General-purpose digital I/O<br>USCI_A0: Slave out, master in (SPI mode)<br>USCI_A0: Receive data (UART mode)<br>USCI_B1: Slave transmit enable (SPI mode)                                                                                                                                        |
| P1.4/UCB0CLK/UCA0STE/TA1.0/Sx  | 2      | S3   | General-purpose digital I/O<br>USCI_B0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>USCI_A0: Slave transmit enable (SPI mode)<br>Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific)        |
| P1.5/UCB0STE/UCA0CLK/TA0.0/Sx  | 3      | S2   | General-purpose digital I/O<br>USCI_B0: Slave transmit enable (SPI mode)<br>USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_A TA0 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific)        |
| P1.6/UCB0SIMO/UCB0SDA/TA0.1/Sx | 4      | S1   | General-purpose digital I/O<br>USCI_B0: Slave in, master out (SPI mode)<br>USCI_B0: I <sup>2</sup> C data (I <sup>2</sup> C mode)<br>BSL data (I <sup>2</sup> C BSL)<br>Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)   |
| P1.7/UCB0SOMI/UCB0SCL/TA0.2/Sx | 5      | S0   | General-purpose digital I/O<br>USCI_B0: Slave out, master in (SPI mode)<br>USCI_B0: I <sup>2</sup> C clock (I <sup>2</sup> C mode)<br>BSL clock (I <sup>2</sup> C BSL)<br>Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific) |
| R33/LCDCAP                     | 6      |      | Input/output port of most positive analog LCD voltage (V1)<br>LCD capacitor connection                                                                                                                                                                                                           |
| P6.0/R23                       | 7      |      | General-purpose digital I/O<br>Input/output port of second most positive analog LCD voltage (V2)                                                                                                                                                                                                 |
| P6.1/R13/LCDREF                | 8      |      | General-purpose digital I/O<br>Input/output port of third most positive analog LCD voltage (V3 or V4)<br>External reference voltage input for regulated LCD voltage                                                                                                                              |
| P6.2/COUT/R03                  | 9      |      | General-purpose digital I/O<br>Comparator output<br>Input/output port of lowest analog LCD voltage (V5)                                                                                                                                                                                          |
| P6.3/COM0                      | 10     |      | General-purpose digital I/O<br>LCD common output COM0 for LCD backplane                                                                                                                                                                                                                          |

**Table 4-2. MSP430FR692x(1) Signal Descriptions (continued)**

| TERMINAL                            |        |      | DESCRIPTION                                                                                                                                                                                       |
|-------------------------------------|--------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                | PM RGC |      |                                                                                                                                                                                                   |
|                                     | NO.    | Seg. |                                                                                                                                                                                                   |
| P6.4/TB0.0/COM1/Sx                  | 11     | S31  | General-purpose digital I/O<br>Timer_B TB0 CCR0 capture: CCI0B input, compare: Out0 output<br>LCD common output COM1 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P6.5/TB0.1/COM2/Sx                  | 12     | S30  | General-purpose digital I/O<br>Timer_B TB0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD common output COM2 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P6.6/TB0.2/COM3/Sx                  | 13     | S29  | General-purpose digital I/O<br>Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD common output COM3 for LCD backplane<br>LCD segment output (segment number is package specific) |
| P3.0/UCB1CLK/Sx                     | 14     | S28  | General-purpose digital I/O<br>USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>LCD segment output (segment number is package specific)                     |
| P3.1/UCB1SIMO/UCB1SDA/Sx            | 15     | S27  | General-purpose digital I/O<br>USCI_B1: Slave in, master out (SPI mode)<br>USCI_B1: I <sup>2</sup> C data (I <sup>2</sup> C mode)<br>LCD segment output (segment number is package specific)      |
| P3.2/UCB1SOMI/UCB1SCL/Sx            | 16     | S26  | General-purpose digital I/O<br>USCI_B1: Slave out, master in (SPI mode)<br>USCI_B1: I <sup>2</sup> C clock (I <sup>2</sup> C mode)<br>LCD segment output (segment number is package specific)     |
| DVSS1                               | 17     |      | Digital ground supply                                                                                                                                                                             |
| DVCC1                               | 18     |      | Digital power supply                                                                                                                                                                              |
| TEST/SBWTCK                         | 19     |      | Test mode pin - select digital I/O on JTAG pins<br>Spy-Bi-Wire input clock                                                                                                                        |
| $\overline{\text{RST}}$ /NMI/SBWTIO | 20     |      | Reset input active low; Nonmaskable interrupt input<br>Spy-Bi-Wire data input/output                                                                                                              |
| PJ.0/TDO/TB0OUTH/SMCLK/<br>SRSCG1   | 21     |      | General-purpose digital I/O<br>Test data output port<br>Switch all PWM outputs high impedance input - Timer_B TB0<br>SMCLK output<br>Low-power debug: CPU Status register SCG1                    |
| PJ.1/TDI/TCLK/MCLK/SRSCG0           | 22     |      | General-purpose digital I/O<br>Test data input or test clock input<br>MCLK output<br>Low-power debug: CPU Status register SCG0                                                                    |

**Table 4-2. MSP430FR692x(1) Signal Descriptions (continued)**

| TERMINAL                       |        |      | DESCRIPTION                                                                                                                                                                                                                                                                      |
|--------------------------------|--------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                           | PM RGC |      |                                                                                                                                                                                                                                                                                  |
|                                | NO.    | Seg. |                                                                                                                                                                                                                                                                                  |
| PJ.2/TMS/ACLK/SROSCOFF         | 23     |      | General-purpose digital I/O<br>Test mode select<br>ACLK output (divided by 1, 2, 4, or 8)<br>Low-power debug: CPU Status register OSCOFF                                                                                                                                         |
| PJ.3/TCK/COUT/SRCPUOFF         | 24     |      | General-purpose digital I/O<br>Test clock<br>Comparator output<br>Low-power debug: CPU Status register CPUOFF                                                                                                                                                                    |
| P3.3/TA1.1/TB0CLK/Sx           | 25     | S25  | General-purpose digital I/O<br>Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output<br>Timer_B TB0 clock signal TB0CLK input<br>LCD segment output (segment number is package specific)                                                                                   |
| P3.4/UCA1SIMO/UCA1TXD/TB0.0/Sx | 26     | S24  | General-purpose digital I/O<br>USCI_A1: Slave in, master out (SPI mode)<br>USCI_A1: Transmit data (UART mode)<br>Timer_B TB0 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific)                                          |
| P3.5/UCA1SOMI/UCA1RXD/TB0.1/Sx | 27     | S23  | General-purpose digital I/O<br>USCI_A1: Slave out, master in (SPI mode)<br>USCI_A1: Receive data (UART mode)<br>Timer_B TB0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)                                           |
| P3.6/UCA1CLK/TB0.2/Sx          | 28     | S22  | General-purpose digital I/O<br>USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_B TB0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific)                                     |
| P3.7/UCA1STE/TB0.3/Sx          | 29     | S21  | General-purpose digital I/O<br>USCI_A1: Slave transmit enable (SPI mode)<br>Timer_B TB0 CCR3 capture: CCI3B input, compare: Out3 output<br>LCD segment output (segment number is package specific)                                                                               |
| P2.3/UCA0STE/TB0OUTH/Sx        | 30     | S20  | General-purpose digital I/O<br>USCI_A0: Slave transmit enable (SPI mode)<br>Switch all PWM outputs high impedance input - Timer_B TB0<br>LCD segment output (segment number is package specific)                                                                                 |
| P2.2/UCA0CLK/TB0.4/RTCCLK/Sx   | 31     | S19  | General-purpose digital I/O<br>USCI_A0: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_B TB0 CCR4 capture: CCI4B input, compare: Out4 output<br>RTC clock output for calibration<br>LCD segment output (segment number is package specific) |

**Table 4-2. MSP430FR692x(1) Signal Descriptions (continued)**

| TERMINAL                                  |        |      | DESCRIPTION                                                                                                                                                                                                                                                                                                 |
|-------------------------------------------|--------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                      | PM RGC |      |                                                                                                                                                                                                                                                                                                             |
|                                           | NO.    | Seg. |                                                                                                                                                                                                                                                                                                             |
| P2.1/UCA0SOMI/UCA0RXD/<br>TB0.5/DMAE0/Sx  | 32     | S18  | General-purpose digital I/O<br>USCI_A0: Slave out, master in (SPI mode), Receive data (UART mode)<br>BSL receive (UART BSL)<br>Timer_B TB0 CCR5 capture: CCI5B input, compare: Out5 output<br>DMA external trigger input<br>LCD segment output (segment number is package specific)                         |
| P2.0/UCA0SIMO/UCA0TXD/<br>TB0.6/TB0CLK/Sx | 33     | S17  | General-purpose digital I/O<br>USCI_A0: Slave in, master out (SPI mode)<br>USCI_A0: Transmit data (UART mode)<br>BSL transmit (UART BSL)<br>Timer_B TB0 CCR6 capture: CCI6B input, compare: Out6 output<br>Timer_B TB0 clock signal TB0CLK input<br>LCD segment output (segment number is package specific) |
| P7.0/TA0CLK/Sx                            | 34     | S16  | General-purpose digital I/O<br>Timer_A TA0 clock signal TA0CLK input<br>LCD segment output (segment number is package specific)                                                                                                                                                                             |
| P7.1/TA0.0/Sx                             | 35     | S15  | General-purpose digital I/O<br>Timer_A TA0 CCR0 capture: CCI0B input, compare: Out0 output<br>LCD segment output (segment number is package specific)                                                                                                                                                       |
| P7.2/TA0.1/Sx                             | 36     | S14  | General-purpose digital I/O<br>Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)                                                                                                                                                       |
| P7.3/TA0.2/Sx                             | 37     | S13  | General-purpose digital I/O<br>Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific)                                                                                                                                                       |
| P7.4/SMCLK/Sx                             | 38     | S12  | General-purpose digital I/O<br>SMCLK output<br>LCD segment output (segment number is package specific)                                                                                                                                                                                                      |
| DVSS2                                     | 39     |      | Digital ground supply                                                                                                                                                                                                                                                                                       |
| DVCC2                                     | 40     |      | Digital power supply                                                                                                                                                                                                                                                                                        |
| P1.3/TA1.2/A3/C3                          | 41     |      | General-purpose digital I/O<br>Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output<br>Analog input A3<br>Comparator input C3                                                                                                                                                                        |
| P1.2/TA1.1/TA0CLK/COUT/A2/C2              | 42     |      | General-purpose digital I/O<br>Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output<br>Timer_A TA0 clock signal TA0CLK input<br>Comparator output<br>Analog input A2<br>Comparator input C2                                                                                                          |

**Table 4-2. MSP430FR692x(1) Signal Descriptions (continued)**

| TERMINAL                                   |        |      | DESCRIPTION                                                                                                                                                                                                                                                                                                   |
|--------------------------------------------|--------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                       | PM RGC |      |                                                                                                                                                                                                                                                                                                               |
|                                            | NO.    | Seg. |                                                                                                                                                                                                                                                                                                               |
| P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+  | 43     |      | General-purpose digital I/O<br>Timer_A TA0 CCR2 capture: CCI2A input, compare: Out2 output<br>Timer_A TA1 clock signal TA1CLK input<br>Comparator output<br>Analog input A1<br>Comparator input C1<br>Output of positive reference voltage<br>Input for an external positive reference voltage to the ADC     |
| P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF- | 44     |      | General-purpose digital I/O<br>Timer_A TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>DMA external trigger input<br>RTC clock output for calibration<br>Analog input A0<br>Comparator input C0<br>Output of negative reference voltage<br>Input for an external negative reference voltage to the ADC |
| AVCC1                                      | 49     |      | Analog power supply                                                                                                                                                                                                                                                                                           |
| AVSS1                                      | 50     |      | Analog ground supply                                                                                                                                                                                                                                                                                          |
| PJ.4/LFXIN                                 | 51     |      | General-purpose digital I/O<br>Input terminal for crystal oscillator XT1                                                                                                                                                                                                                                      |
| PJ.5/LFXOUT                                | 52     |      | General-purpose digital I/O<br>Output terminal of crystal oscillator XT1                                                                                                                                                                                                                                      |
| AVSS2                                      | 53     |      | Analog ground supply                                                                                                                                                                                                                                                                                          |
| P5.4/UCA1SIMO/UCA1TXD/Sx                   | 54     | S11  | General-purpose digital I/O<br>USCI_A1: Slave in, master out (SPI mode)<br>USCI_A1: Transmit data (UART mode)<br>LCD segment output (segment number is package specific)                                                                                                                                      |
| P5.5/UCA1SOMI/UCA1RXD/Sx                   | 55     | S10  | General-purpose digital I/O<br>USCI_A1: Slave out, master in (SPI mode)<br>USCI_A1: Receive data (UART mode)<br>LCD segment output (segment number is package specific)                                                                                                                                       |
| P5.6/UCA1CLK/Sx                            | 56     | S9   | General-purpose digital I/O<br>USCI_A1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>LCD segment output (segment number is package specific)                                                                                                                                 |
| P5.7/UCA1STE/TB0CLK/Sx                     | 57     | S8   | General-purpose digital I/O<br>USCI_A1: Slave transmit enable (SPI mode)<br>Timer_B TB0 clock signal TB0CLK input<br>LCD segment output (segment number is package specific)                                                                                                                                  |

**Table 4-2. MSP430FR692x(1) Signal Descriptions (continued)**

| TERMINAL                       |        |      | DESCRIPTION                                                                                                                                                                                                                                                  |
|--------------------------------|--------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                           | PM RGC |      |                                                                                                                                                                                                                                                              |
|                                | NO.    | Seg. |                                                                                                                                                                                                                                                              |
| P4.4/UCB1STE/TA1CLK/Sx         | 58     | S7   | General-purpose digital I/O<br>USCI_B1: Slave transmit enable (SPI mode)<br>Timer_A TA1 clock signal TA1CLK input<br>LCD segment output (segment number is package specific)                                                                                 |
| P4.5/UCB1CLK/TA1.0/Sx          | 59     | S6   | General-purpose digital I/O<br>USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)<br>Timer_A TA1 CCR0 capture: CCI0A input, compare: Out0 output<br>LCD segment output (segment number is package specific)                 |
| P4.6/UCB1SIMO/UCB1SDA/TA1.1/Sx | 60     | S5   | General-purpose digital I/O<br>USCI_B1: Slave in, master out (SPI mode)<br>USCI_B1: I <sup>2</sup> C data (I <sup>2</sup> C mode)<br>Timer_A TA1 CCR1 capture: CCI1A input, compare: Out1 output<br>LCD segment output (segment number is package specific)  |
| P4.7/UCB1SOMI/UCB1SCL/TA1.2/Sx | 61     | S4   | General-purpose digital I/O<br>USCI_B1: Slave out, master in (SPI mode)<br>USCI_B1: I <sup>2</sup> C clock (I <sup>2</sup> C mode)<br>Timer_A TA1 CCR2 capture: CCI2A input, compare: Out2 output<br>LCD segment output (segment number is package specific) |
| DVSS3                          | 62     |      | Digital ground supply                                                                                                                                                                                                                                        |
| DVCC3                          | 63     |      | Digital power supply                                                                                                                                                                                                                                         |
| P4.2/UCA0SIMO/UCA0TXD/UCB1CLK  | 64     |      | General-purpose digital I/O<br>USCI_A0: Slave in, master out (SPI mode)<br>USCI_A0: Transmit data (UART mode)<br>USCI_B1: Clock signal input (SPI slave mode), Clock signal output (SPI master mode)                                                         |

## 4.5 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see [Section 6.11.23](#).

## 4.6 Connection of Unused Pins

The correct termination of all unused pins is listed in [Table 4-3](#).

**Table 4-3. Connection of Unused Pins<sup>(1)</sup>**

| PIN                                          | POTENTIAL                            | COMMENT                                                                                                                                                                                                   |
|----------------------------------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AVCC                                         | DV <sub>CC</sub>                     |                                                                                                                                                                                                           |
| AVSS                                         | DV <sub>SS</sub>                     |                                                                                                                                                                                                           |
| Px.0 to Px.7                                 | Open                                 | Switched to port function, output direction (PxDIR.n = 1)                                                                                                                                                 |
| R33/LCDCAP                                   | DV <sub>SS</sub> or DV <sub>CC</sub> | If not used the pin can be tied to either supplies.                                                                                                                                                       |
| $\overline{\text{RST}}$ /NMI                 | DV <sub>CC</sub> or V <sub>CC</sub>  | 47-k $\Omega$ pullup or internal pullup selected with 10-nF (2.2 nF <sup>(2)</sup> ) pulldown                                                                                                             |
| PJ.0/TDO<br>PJ.1/TDI<br>PJ.2/TMS<br>PJ.3/TCK | Open                                 | The JTAG pins are shared with general-purpose I/O function (PJ.x). If not being used, these should be switched to port function, output direction. When used as JTAG pins, these pins should remain open. |
| TEST                                         | Open                                 | This pin always has an internal pulldown enabled.                                                                                                                                                         |

- (1) Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.
- (2) The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

## 5 Specifications

### 5.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                                                              | MIN  | MAX                                  | UNIT |
|--------------------------------------------------------------|------|--------------------------------------|------|
| Voltage applied at DVCC and AVCC pins to V <sub>SS</sub>     | −0.3 | 4.1                                  | V    |
| Voltage difference between DVCC and AVCC pins <sup>(2)</sup> |      | ±0.3                                 | V    |
| Voltage applied to any pin <sup>(3)</sup>                    | −0.3 | V <sub>CC</sub> + 0.3 V<br>(4.1 Max) | V    |
| Diode current at any device pin                              |      | ±2                                   | mA   |
| Storage temperature, T <sub>stg</sub> <sup>(4)</sup>         | −40  | 125                                  | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Voltage differences between DVCC and AVCC exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- (3) All voltages referenced to V<sub>SS</sub>.
- (4) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

### 5.2 ESD Ratings

|                                            |                                                                                | VALUE | UNIT |
|--------------------------------------------|--------------------------------------------------------------------------------|-------|------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±1000 | V    |
|                                            | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±250  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

### 5.3 Recommended Operating Conditions

Typical data are based on V<sub>CC</sub> = 3.0 V, T<sub>A</sub> = 25°C unless otherwise noted.

|                     |                                                                               | MIN                                                | NOM | MAX               | UNIT |
|---------------------|-------------------------------------------------------------------------------|----------------------------------------------------|-----|-------------------|------|
| V <sub>CC</sub>     | Supply voltage range applied at all DVCC and AVCC pins <sup>(1) (2) (3)</sup> | 1.8 <sup>(4)</sup>                                 |     | 3.6               | V    |
| V <sub>SS</sub>     | Supply voltage applied at all DSS and AVSS pins                               |                                                    | 0   |                   | V    |
| T <sub>A</sub>      | Operating free-air temperature                                                | −40                                                |     | 85                | °C   |
| T <sub>J</sub>      | Operating junction temperature                                                | −40                                                |     | 85                | °C   |
| C <sub>DVCC</sub>   | Capacitor value at DVCC <sup>(5)</sup>                                        | 1–20%                                              |     |                   | μF   |
| f <sub>SYSTEM</sub> | Processor frequency (maximum MCLK frequency) <sup>(6)</sup>                   | No FRAM wait states (NWAITSx = 0)                  |     | 8 <sup>(7)</sup>  | MHz  |
|                     |                                                                               | With FRAM wait states (NWAITSx = 1) <sup>(8)</sup> |     | 16 <sup>(9)</sup> |      |
| f <sub>ACLK</sub>   | Maximum ACLK frequency                                                        |                                                    |     | 50                | kHz  |
| f <sub>SMCLK</sub>  | Maximum SMCLK frequency                                                       |                                                    |     | 16 <sup>(9)</sup> | MHz  |

- (1) It is recommended to power the DVCC and AVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between DVCC and AVCC must not exceed the limits specified in *Absolute Maximum Ratings*. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- (2) See [Table 5-1](#) for additional important information.
- (3) Modules may have a different supply voltage range specification. Refer to the specification of the respective module in this data sheet.
- (4) The minimum supply voltage is defined by the supervisor SVS levels. See [Table 5-2](#) for the exact values.
- (5) Connect a low-ESR capacitor with at least the value specified and a maximum tolerance of 20% as close as possible to the DVCC pin.
- (6) Modules may have a different maximum input clock specification. Refer to the specification of the respective module in this data sheet.
- (7) DCO settings and HF crystals with a typical value less or equal the specified MAX value are permitted.
- (8) Wait states only occur on actual FRAM accesses; that is, on FRAM cache misses. RAM and peripheral accesses are always executed without wait states.
- (9) DCO settings and HF crystals with a typical value less or equal the specified MAX value are permitted. If a clock sources with a larger typical value is used, the clock must be divided in the clock system.

## 5.4 Active Mode Supply Current Into $V_{CC}$ Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)<sup>(1) (2)</sup>

| PARAMETER                                                    | EXECUTION MEMORY             | V <sub>CC</sub> | FREQUENCY (f <sub>MCLK</sub> = f <sub>SMCLK</sub> ) |     |                                         |     |                                         |      |                                          |      |                                          |      | UNIT |
|--------------------------------------------------------------|------------------------------|-----------------|-----------------------------------------------------|-----|-----------------------------------------|-----|-----------------------------------------|------|------------------------------------------|------|------------------------------------------|------|------|
|                                                              |                              |                 | 1 MHz<br>0 wait states<br>(NWAITSx = 0)             |     | 4 MHz<br>0 wait states<br>(NWAITSx = 0) |     | 8 MHz<br>0 wait states<br>(NWAITSx = 0) |      | 12 MHz<br>1 wait states<br>(NWAITSx = 1) |      | 16 MHz<br>1 wait states<br>(NWAITSx = 1) |      |      |
|                                                              |                              |                 | TYP                                                 | MAX | TYP                                     | MAX | TYP                                     | MAX  | TYP                                      | MAX  | TYP                                      | MAX  |      |
| I <sub>AM, FRAM_UNI</sub><br>(Unified memory) <sup>(3)</sup> | FRAM                         | 3.0 V           | 210                                                 |     | 640                                     |     | 1220                                    |      | 1475                                     |      | 1845                                     |      | μA   |
| I <sub>AM, FRAM(0%)</sub> <sup>(4) (5)</sup>                 | FRAM<br>0% cache hit ratio   | 3.0 V           | 375                                                 |     | 1290                                    |     | 2525                                    |      | 2100                                     |      | 2675                                     |      | μA   |
| I <sub>AM, FRAM(50%)</sub> <sup>(4) (5)</sup>                | FRAM<br>50% cache hit ratio  | 3.0 V           | 240                                                 |     | 745                                     |     | 1440                                    |      | 1575                                     |      | 1990                                     |      | μA   |
| I <sub>AM, FRAM(66%)</sub> <sup>(4) (5)</sup>                | FRAM<br>66% cache hit ratio  | 3.0 V           | 200                                                 |     | 560                                     |     | 1070                                    |      | 1300                                     |      | 1620                                     |      | μA   |
| I <sub>AM, FRAM(75%)</sub> <sup>(4) (5)</sup>                | FRAM<br>75% cache hit ratio  | 3.0 V           | 170                                                 | 255 | 480                                     |     | 890                                     | 1085 | 1155                                     | 1310 | 1420                                     | 1620 | μA   |
| I <sub>AM, FRAM(100%)</sub> <sup>(4) (5)</sup>               | FRAM<br>100% cache hit ratio | 3.0 V           | 110                                                 |     | 235                                     |     | 420                                     |      | 640                                      |      | 730                                      |      | μA   |
| I <sub>AM, RAM</sub> <sup>(6) (5)</sup>                      | RAM                          | 3.0 V           | 130                                                 |     | 320                                     |     | 585                                     |      | 890                                      |      | 1070                                     |      | μA   |
| I <sub>AM, RAM only</sub> <sup>(7) (5)</sup>                 | RAM                          | 3.0 V           | 100                                                 | 180 | 290                                     |     | 555                                     |      | 860                                      |      | 1040                                     | 1300 | μA   |

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) Characterized with program executing typical data processing.

$f_{ACLK} = 32768$  Hz,  $f_{MCLK} = f_{SMCLK} = f_{DCO}$  at specified frequency, except for 12 MHz. For 12 MHz,  $f_{DCO} = 24$  MHz and  $f_{MCLK} = f_{SMCLK} = f_{DCO}/2$ .

At MCLK frequencies above 8 MHz, the FRAM requires wait states. When wait states are required, the effective MCLK frequency ( $f_{MCLK,eff}$ ) decreases. The effective MCLK frequency also depends on the cache hit ratio. SMCLK is not affected by the number of wait states or the cache hit ratio.

The following equation can be used to compute  $f_{MCLK,eff}$ :

$f_{MCLK,eff} = f_{MCLK} / [\text{wait states} \times (1 - \text{cache hit ratio}) + 1]$

For example, with 1 wait state and 75% cache hit ratio  $f_{MCLK,eff} = f_{MCLK} / [1 \times (1 - 0.75) + 1] = f_{MCLK} / 1.25$ .

(3) Represents typical program execution. Program and data reside entirely in FRAM. All execution is from FRAM.


(4) Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.

(5) See [Figure 5-1](#) for typical curves. Each characteristic equation shown in the graph is computed using the least squares method for best linear fit using the typical data shown in [Section 5.4](#).

(6) Program and data reside entirely in RAM. All execution is from RAM.

(7) Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

## 5.5 Typical Characteristics, Active Mode Supply Currents



I(AM, cache hit ratio): Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.

I(AM, RAMOnly): Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

**Figure 5-1. Typical Active Mode Supply Currents, No Wait States**

## 5.6 Low-Power Mode (LPM0, LPM1) Supply Currents Into V<sub>CC</sub> Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)<sup>(1)</sup> <sup>(2)</sup>

| PARAMETER         | V <sub>CC</sub> | FREQUENCY (f <sub>SMCLK</sub> ) |     |       |     |       |     |        |     |        |     | UNIT |
|-------------------|-----------------|---------------------------------|-----|-------|-----|-------|-----|--------|-----|--------|-----|------|
|                   |                 | 1 MHz                           |     | 4 MHz |     | 8 MHz |     | 12 MHz |     | 16 MHz |     |      |
|                   |                 | TYP                             | MAX | TYP   | MAX | TYP   | MAX | TYP    | MAX | TYP    | MAX |      |
| I <sub>LPM0</sub> | 2.2 V           | 75                              |     | 105   |     | 165   |     | 250    |     | 230    |     | μA   |
|                   | 3.0 V           | 85                              | 120 | 115   |     | 175   |     | 260    |     | 240    | 275 |      |
| I <sub>LPM1</sub> | 2.2 V           | 40                              |     | 65    |     | 130   |     | 215    |     | 195    |     | μA   |
|                   | 3.0 V           | 40                              | 65  | 65    |     | 130   |     | 215    |     | 195    | 220 |      |

(1) All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.

(2) Current for watchdog timer clocked by SMCLK included.

f<sub>ACLK</sub> = 32768 Hz, f<sub>MCLK</sub> = 0 MHz, f<sub>SMCLK</sub> = f<sub>DCO</sub> at specified frequency, except for 12 MHz: here f<sub>DCO</sub> = 24 MHz and f<sub>SMCLK</sub> = f<sub>DCO</sub>/2.

## 5.7 Low-Power Mode LPM2, LPM3, LPM4 Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

| PARAMETER                                                                                                         | $V_{CC}$ | -40°C |     | 25°C |     | 60°C |     | 85°C |      | UNIT    |
|-------------------------------------------------------------------------------------------------------------------|----------|-------|-----|------|-----|------|-----|------|------|---------|
|                                                                                                                   |          | TYP   | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX  |         |
| $I_{LPM2,XT12}$ Low-power mode 2, 12-pF crystal <sup>(2) (3) (4)</sup>                                            | 2.2 V    | 0.6   |     | 1.2  |     | 3.1  |     | 8.8  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.6   |     | 1.2  | 2.2 | 3.1  |     | 8.8  | 20.8 |         |
| $I_{LPM2,XT3.7}$ Low-power mode 2, 3.7-pF crystal <sup>(2) (5) (4)</sup>                                          | 2.2 V    | 0.5   |     | 1.1  |     | 3.0  |     | 8.7  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.5   |     | 1.1  |     | 3.0  |     | 8.7  |      |         |
| $I_{LPM2,VLO}$ Low-power mode 2, VLO, includes SVS <sup>(6)</sup>                                                 | 2.2 V    | 0.3   |     | 0.9  |     | 2.8  |     | 8.5  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.3   |     | 0.9  | 2.0 | 2.8  |     | 8.5  | 20.5 |         |
| $I_{LPM3,XT12}$ Low-power mode 3, 12-pF crystal, excludes SVS <sup>(2) (3) (7)</sup>                              | 2.2 V    | 0.5   |     | 0.7  |     | 1.2  |     | 2.5  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.5   |     | 0.7  | 1.0 | 1.2  |     | 2.5  | 6.4  |         |
| $I_{LPM3,XT3.7}$ Low-power mode 3, 3.7-pF crystal, excludes SVS <sup>(2) (5) (8)</sup> (refer also to Figure 5-2) | 2.2 V    | 0.4   |     | 0.6  |     | 1.1  |     | 2.4  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.4   |     | 0.6  |     | 1.1  |     | 2.4  |      |         |
| $I_{LPM3,VLO}$ Low-power mode 3, VLO, excludes SVS <sup>(9)</sup>                                                 | 2.2 V    | 0.3   |     | 0.4  |     | 0.9  |     | 2.2  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.3   |     | 0.4  | 0.8 | 0.9  |     | 2.2  | 6.1  |         |
| $I_{LPM3,VLO, RAMoff}$ Low-power mode 3, VLO, excludes SVS, RAM powered-down completely <sup>(10)</sup>           | 2.2 V    | 0.3   |     | 0.4  |     | 0.8  |     | 2.1  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.3   |     | 0.4  | 0.7 | 0.8  |     | 2.1  | 5.2  |         |

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) Not applicable for devices with HF crystal oscillator only.

(3) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF load.

(4) **Low-power mode 2, crystal oscillator** test conditions:

Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included.

CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),

$f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

(5) Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.

(6) **Low-power mode 2, VLO** test conditions:

Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). Current for brownout and SVS included.

CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),

$f_{XT1}$  = 0 Hz,  $f_{ACLK}$  =  $f_{VLO}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

(7) **Low-power mode 3, 12-pF crystal excluding SVS** test conditions:

Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

$f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

(8) **Low-power mode 3, 3.7-pF crystal excluding SVS** test conditions:

Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

$f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

(9) **Low-power mode 3, VLO excluding SVS** test conditions:

Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

$f_{XT1}$  = 0 Hz,  $f_{ACLK}$  =  $f_{VLO}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

(10) **Low-power mode 3, VLO excluding SVS** test conditions:

Current for watchdog timer clocked by ACLK included. RTC disabled (RTCHOLD = 1). RAM disabled (RCCTL0 = 5A55h). Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

$f_{XT1}$  = 0 Hz,  $f_{ACLK}$  =  $f_{VLO}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

## Low-Power Mode LPM2, LPM3, LPM4 Supply Currents (Into $V_{CC}$ ) Excluding External Current (*continued*)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

| PARAMETER                                                                                                                        | $V_{CC}$ | –40°C |     | 25°C  |     | 60°C |     | 85°C |     | UNIT    |
|----------------------------------------------------------------------------------------------------------------------------------|----------|-------|-----|-------|-----|------|-----|------|-----|---------|
|                                                                                                                                  |          | TYP   | MAX | TYP   | MAX | TYP  | MAX | TYP  | MAX |         |
| $I_{LPM4,SVS}$ Low-power mode 4, includes SVS <sup>(11)</sup>                                                                    | 2.2 V    | 0.4   |     | 0.5   |     | 0.9  |     | 2.3  |     | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.4   |     | 0.5   | 0.8 | 0.9  |     | 2.3  | 6.2 |         |
| $I_{LPM4}$ Low-power mode 4, excludes SVS <sup>(12)</sup>                                                                        | 2.2 V    | 0.2   |     | 0.3   |     | 0.7  |     | 2.0  |     | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.2   |     | 0.3   | 0.6 | 0.7  |     | 2.0  | 6.0 |         |
| $I_{LPM4,RAMoff}$ Low-power mode 4, excludes SVS, RAM powered-down completely <sup>(13)</sup>                                    | 2.2 V    | 0.2   |     | 0.3   |     | 0.7  |     | 1.9  |     | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.2   |     | 0.3   | 0.6 | 0.7  |     | 1.9  | 5.1 |         |
| $I_{IDLE,GroupA}$ Additional idle current if one or more modules from Group A (refer to Table 6-2) are activated in LPM3 or LPM4 | 3.0V     |       |     | 0.02  |     |      |     | 0.3  | 1.2 | $\mu A$ |
| $I_{IDLE,GroupB}$ Additional idle current if one or more modules from Group B (refer to Table 6-2) are activated in LPM3 or LPM4 | 3.0V     |       |     | 0.02  |     |      |     | 0.3  | 1.2 | $\mu A$ |
| $I_{IDLE,GroupC}$ Additional idle current if one or more modules from Group C (refer to Table 6-2) are activated in LPM3 or LPM4 | 3.0V     |       |     | 0.02  |     |      |     | 0.38 | 1.5 | $\mu A$ |
| $I_{IDLE,GroupD}$ Additional idle current if one or more modules from Group D (refer to Table 6-2) are activated in LPM3 or LPM4 | 3.0V     |       |     | 0.015 |     |      |     | 0.25 | 1.0 | $\mu A$ |

(11) **Low-power mode 4 including SVS** test conditions:

Current for brownout and SVS included (SVSHE = 1).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

$f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

(12) **Low-power mode 4 excluding SVS** test conditions:

Current for brownout included. SVS disabled (SVSHE = 0).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

$f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

(13) **Low-power mode 4 excluding SVS** test conditions:

Current for brownout included. SVS disabled (SVSHE = 0). RAM disabled (RCCTL0 = 5A55h).

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

$f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current. Refer to the idle currents specified for the respective peripheral groups.

## 5.8 Low-Power Mode With LCD Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                             |                                                                                                                                                 | V <sub>CC</sub> | Temperature (T <sub>A</sub> ) |     |      |     |      |     |      |     | UNIT |    |
|---------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-------------------------------|-----|------|-----|------|-----|------|-----|------|----|
|                                       |                                                                                                                                                 |                 | –40°C                         |     | 25°C |     | 60°C |     | 85°C |     |      |    |
|                                       |                                                                                                                                                 |                 | TYP                           | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX |      |    |
| I <sub>LPM3,XT12</sub> LCD, ext. bias | Low-power mode 3 (LPM3) current,12-pF crystal, LCD 4-mux mode, external biasing, excludes SVS <sup>(1) (2)</sup>                                | 3.0 V           | 0.7                           |     | 0.9  |     |      | 1.5 |      | 3.1 |      | μA |
| I <sub>LPM3,XT12</sub> LCD, int. bias | Low-power mode 3 (LPM3) current, 12-pF crystal, LCD 4-mux mode, internal biasing, charge pump disabled, excludes SVS <sup>(1) (3)</sup>         | 3.0 V           | 2.0                           |     | 2.2  | 2.9 |      | 2.8 |      | 4.4 | 9.3  | μA |
| I <sub>LPM3,XT12</sub> LCD,CP         | Low-power mode 3 (LPM3) current,12-pF crystal, LCD 4-mux mode, internal biasing, charge pump enabled, 1/3 bias, excludes SVS <sup>(1) (4)</sup> | 2.2 V           | 5.0                           |     | 5.2  |     |      | 5.8 |      | 7.4 |      | μA |
|                                       |                                                                                                                                                 | 3.0 V           | 4.5                           |     | 4.7  |     |      | 5.3 |      | 6.9 |      |    |

- Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),  
 $f_{XT1} = 32768$  Hz,  $f_{ACLK} = f_{XT1}$ ,  $f_{MCLK} = f_{SMCLK} = 0$  MHz  
Activating additional peripherals increases the current consumption due to active supply current contribution as well as due to additional idle current - idle current of Group containing LCD module already included. Refer to the idle currents specified for the respective peripheral groups.
- LCDMx = 11 (4-mux mode), LCDREXT = 1, LCDEXTBIAS = 1 (external biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 ( $f_{LCD} = 32768$  Hz / 32 / 4 = 256 Hz)  
Current through external resistors not included (voltage levels are supplied by test equipment).  
Even segments S0, S2,... = 0, odd segments S1, S3,... = 1. No LCD panel load.
- LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 0 (charge pump disabled), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 ( $f_{LCD} = 32768$  Hz / 32 / 4 = 256 Hz)  
Even segments S0, S2,...=0, odd segments S1, S3,...=1. No LCD panel load.
- LCDMx = 11 (4-mux mode), LCDREXT = 0, LCDEXTBIAS = 0 (internal biasing), LCD2B = 0 (1/3 bias), LCDCPEN = 1 (charge pump enabled), VLCDx = 1000 ( $V_{LCD} = 3$  V typ.), LCDSSEL = 0, LCDPREx = 101, LCDDIVx = 00011 ( $f_{LCD} = 32768$  Hz / 32 / 4 = 256 Hz)  
Even segments S0, S2,...=0, odd segments S1, S3,...=1. No LCD panel load.  $C_{LDCAP} = 10$   $\mu F$

## 5.9 Low-Power Mode LPMx.5 Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                                                                                  | $V_{CC}$ | –40°C |     | 25°C |     | 60°C |     | 85°C |     | UNIT    |
|--------------------------------------------------------------------------------------------|----------|-------|-----|------|-----|------|-----|------|-----|---------|
|                                                                                            |          | TYP   | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX |         |
| $I_{LPM3.5,XT12}$ Low-power mode 3.5, 12-pF crystal including SVS <sup>(2) (3) (4)</sup>   | 2.2 V    | 0.4   |     | 0.45 |     | 0.55 |     | 0.75 |     | $\mu A$ |
|                                                                                            | 3.0 V    | 0.4   |     | 0.45 | 0.7 | 0.55 |     | 0.75 | 1.6 |         |
| $I_{LPM3.5,XT3.7}$ Low-power mode 3.5, 3.7-pF crystal excluding SVS <sup>(2) (5) (6)</sup> | 2.2 V    | 0.3   |     | 0.35 |     | 0.4  |     | 0.65 |     | $\mu A$ |
|                                                                                            | 3.0 V    | 0.3   |     | 0.35 |     | 0.4  |     | 0.65 |     |         |
| $I_{LPM4.5,SVS}$ Low-power mode 4.5, including SVS <sup>(7)</sup>                          | 2.2 V    | 0.2   |     | 0.2  |     | 0.25 |     | 0.35 |     | $\mu A$ |
|                                                                                            | 3.0 V    | 0.2   |     | 0.2  | 0.4 | 0.25 |     | 0.35 | 0.7 |         |
| $I_{LPM4.5}$ Low-power mode 4.5, excluding SVS <sup>(8)</sup>                              | 2.2 V    | 0.02  |     | 0.02 |     | 0.03 |     | 0.14 |     | $\mu A$ |
|                                                                                            | 3.0 V    | 0.02  |     | 0.02 |     | 0.03 |     | 0.13 | 0.5 |         |

- (1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.
- (2) Not applicable for devices with HF crystal oscillator only.
- (3) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF load.
- (4) **Low-power mode 3.5, 1-pF crystal including SVS** test conditions:  
Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.  
PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (5) Characterized with a Seiko SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.
- (6) **Low-power mode 3.5, 3.7-pF crystal excluding SVS** test conditions:  
Current for RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.  
PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (7) **Low-power mode 4.5 including SVS** test conditions:  
Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.  
PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (8) **Low-power mode 4.5 excluding SVS** test conditions:  
Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.  
PMMREGOFF = 1; CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

## 5.10 Typical Characteristics, Low-Power Mode Supply Currents




Figure 5-2. LPM3 Supply Current vs Temperature (LPM3,XT3.7)




Figure 5-3. LPM4 Supply Current vs Temperature (LPM4,SVS)




Figure 5-4. LPM3.5 Supply Current vs Temperature (LPM3.5,XT3.7)




Figure 5-5. LPM4.5 Supply Current vs Temperature (LPM4.5)

## 5.11 Typical Characteristics, Current Consumption per Module<sup>(1)</sup>

| MODULE  | TEST CONDITIONS                     | REFERENCE CLOCK    | MIN | TYP | MAX | UNIT   |
|---------|-------------------------------------|--------------------|-----|-----|-----|--------|
| Timer_A |                                     | Module input clock |     | 3   |     | μA/MHz |
| Timer_B |                                     | Module input clock |     | 5   |     | μA/MHz |
| eUSCI_A | UART mode                           | Module input clock |     | 5.5 |     | μA/MHz |
| eUSCI_A | SPI mode                            | Module input clock |     | 3.5 |     | μA/MHz |
| eUSCI_B | SPI mode                            | Module input clock |     | 3.5 |     | μA/MHz |
| eUSCI_B | I <sup>2</sup> C mode, 100 kbaud    | Module input clock |     | 3.5 |     | μA/MHz |
| RTC_C   |                                     | 32 kHz             |     | 100 |     | nA     |
| MPY     | Only from start to end of operation | MCLK               |     | 25  |     | μA/MHz |
| AES     | Only from start to end of operation | MCLK               |     | 21  |     | μA/MHz |
| CRC16   | Only from start to end of operation | MCLK               |     | 2.5 |     | μA/MHz |
| CRC32   | Only from start to end of operation | MCLK               |     | 2.5 |     | μA/MHz |

(1) LCD\_C: Refer to [Section 5.8](#). For other module currents not listed here, refer to the module-specific parameter sections.

## 5.12 Thermal Packaging Characteristics<sup>(1)</sup>

| PARAMETER             |                                                                  | PACKAGE      | VALUE <sup>(1)</sup> | UNIT |
|-----------------------|------------------------------------------------------------------|--------------|----------------------|------|
| $\theta_{JA}$         | Junction-to-ambient thermal resistance, still air <sup>(2)</sup> | QFP-100 (PZ) | 49.8                 | °C/W |
| $\theta_{JC(TOP)}$    | Junction-to-case (top) thermal resistance <sup>(3)</sup>         |              | 9.7                  | °C/W |
| $\theta_{JB}$         | Junction-to-board thermal resistance <sup>(4)</sup>              |              | 26.0                 | °C/W |
| $\Psi_{JB}$           | Junction-to-board thermal characterization parameter             |              | 0.2                  | °C/W |
| $\Psi_{JT}$           | Junction-to-top thermal characterization parameter               |              | 25.7                 | °C/W |
| $\theta_{JC(BOTTOM)}$ | Junction-to-case (bottom) thermal resistance <sup>(5)</sup>      |              | N/A                  | °C/W |
| $\theta_{JA}$         | Junction-to-ambient thermal resistance, still air <sup>(2)</sup> | QFP-80 (PM)  | 49.5                 | °C/W |
| $\theta_{JC(TOP)}$    | Junction-to-case (top) thermal resistance <sup>(3)</sup>         |              | 14.7                 | °C/W |
| $\theta_{JB}$         | Junction-to-board thermal resistance <sup>(4)</sup>              |              | 24.1                 | °C/W |
| $\Psi_{JB}$           | Junction-to-board thermal characterization parameter             |              | 0.7                  | °C/W |
| $\Psi_{JT}$           | Junction-to-top thermal characterization parameter               |              | 23.8                 | °C/W |
| $\theta_{JC(BOTTOM)}$ | Junction-to-case (bottom) thermal resistance <sup>(5)</sup>      |              | N/A                  | °C/W |
| $\theta_{JA}$         | Junction-to-ambient thermal resistance, still air <sup>(2)</sup> | QFP-64 (PN)  | 55.3                 | °C/W |
| $\theta_{JC(TOP)}$    | Junction-to-case (top) thermal resistance <sup>(3)</sup>         |              | 16.8                 | °C/W |
| $\theta_{JB}$         | Junction-to-board thermal resistance <sup>(4)</sup>              |              | 26.8                 | °C/W |
| $\Psi_{JB}$           | Junction-to-board thermal characterization parameter             |              | 0.8                  | °C/W |
| $\Psi_{JT}$           | Junction-to-top thermal characterization parameter               |              | 26.5                 | °C/W |
| $\theta_{JC(BOTTOM)}$ | Junction-to-case (bottom) thermal resistance <sup>(5)</sup>      |              | N/A                  | °C/W |
| $\theta_{JA}$         | Junction-to-ambient thermal resistance, still air <sup>(2)</sup> | QFN-64 (RGC) | 29.2                 | °C/W |
| $\theta_{JC(TOP)}$    | Junction-to-case (top) thermal resistance <sup>(3)</sup>         |              | 13.9                 | °C/W |
| $\theta_{JB}$         | Junction-to-board thermal resistance <sup>(4)</sup>              |              | 8.1                  | °C/W |
| $\Psi_{JB}$           | Junction-to-board thermal characterization parameter             |              | 0.2                  | °C/W |
| $\Psi_{JT}$           | Junction-to-top thermal characterization parameter               |              | 8.0                  | °C/W |
| $\theta_{JC(BOTTOM)}$ | Junction-to-case (bottom) thermal resistance <sup>(5)</sup>      |              | 1.0                  | °C/W |

(1) N/A = not applicable

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## 5.13 Timing and Switching Characteristics

### 5.13.1 Power Supply Sequencing

It is recommended to power the AVCC and DVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in [Absolute Maximum Ratings](#). Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.


At power up, the device does not start executing code before the supply voltage reached  $V_{SVSH+}$  if the supply rises monotonically to this level.

**Table 5-1. Brownout and Device Reset Power Ramp Requirements**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                   | TEST CONDITIONS                        | MIN  | MAX  | UNIT |
|-------------------------------------------------------------|----------------------------------------|------|------|------|
| $V_{VCC\_BOR-}$ Brownout power-down level <sup>(1)(2)</sup> | $ dV_{CC}/dt  < 3 \text{ V/s}^{(3)}$   | 0.7  | 1.66 | V    |
|                                                             | $ dV_{CC}/dt  > 300 \text{ V/s}^{(3)}$ | 0    |      |      |
| $V_{VCC\_BOR+}$ Brownout power-up level <sup>(2)</sup>      | $ dV_{CC}/dt  < 3 \text{ V/s}^{(4)}$   | 0.79 | 1.68 | V    |

- (1) In case of a supply voltage brownout scenario, the device supply voltages need to ramp down to the specified brownout power-down level  $V_{VCC\_BOR-}$  before the voltage is ramped up again to ensure a reliable device start-up and performance according to the data sheet including the correct operation of the on-chip SVS module.
- (2) Fast supply voltage changes can trigger a BOR reset even within the recommended supply voltage range. To avoid unwanted BOR resets, the supply voltage must change by less than 0.05 V per microsecond ( $\pm 0.05 \text{ V}/\mu\text{s}$ ). Following the data sheet recommendation for capacitor  $C_{DVCC}$  should limit the slopes accordingly.
- (3) The brownout levels are measured with a slowly changing supply. With faster slopes the MIN level required to reset the device properly can decrease to 0 V. Use the graph in [Figure 5-6](#) to estimate the  $V_{VCC\_BOR-}$  level based on the down slope of the supply voltage. After removing VCC the down slope can be estimated based on the current consumption and the capacitance on DVCC:  $dV/dt = I/C$  with  $dV/dt$ : slope, I: current, C: capacitance.
- (4) The brownout levels are measured with a slowly changing supply.



**Figure 5-6. Brownout Power-Down Level vs Supply Voltage Down Slope**

**Table 5-2. SVS**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER         | TEST CONDITIONS                                       | MIN                                        | TYP  | MAX  | UNIT          |
|-------------------|-------------------------------------------------------|--------------------------------------------|------|------|---------------|
| $I_{SVSH\_LPM}$   | SVS <sub>H</sub> current consumption, low power modes |                                            | 170  | 300  | nA            |
| $V_{SVSH-}$       | SVS <sub>H</sub> power-down level                     | 1.75                                       | 1.80 | 1.85 | V             |
| $V_{SVSH+}$       | SVS <sub>H</sub> power-up level                       | 1.77                                       | 1.88 | 1.99 | V             |
| $V_{SVSH\_hys}$   | SVS <sub>H</sub> hysteresis                           | 40                                         |      | 120  | mV            |
| $t_{PD,SVSH, AM}$ | SVS <sub>H</sub> propagation delay, active mode       | $dV_{VCC}/dt = -10 \text{ mV}/\mu\text{s}$ |      | 10   | $\mu\text{s}$ |

### 5.13.2 Reset Timing

**Table 5-3. Reset Input**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                  | V <sub>CC</sub> | MIN | MAX | UNIT |
|--------------------------------------------------------------------------------------------|-----------------|-----|-----|------|
| t <sub>(RST)</sub> External reset pulse duration on $\overline{\text{RST}}$ <sup>(1)</sup> | 2.2 V, 3.0 V    | 2   |     | μs   |

(1) Not applicable if  $\overline{\text{RST}}$ /NMI pin configured as NMI.

### 5.13.3 Clock Specifications

**Table 5-4. Low-Frequency Crystal Oscillator, LFXT<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                       | TEST CONDITIONS                                                                                                                      | V <sub>CC</sub> | MIN  | TYP    | MAX | UNIT |
|---------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|-----------------|------|--------|-----|------|
| I <sub>VCC,LFXT</sub> Current consumption                                       | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {0},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 3.7 pF, ESR ≈ 44 kΩ  | 3.0 V           |      | 180    |     | nA   |
|                                                                                 | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {1},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 6 pF, ESR ≈ 40 kΩ    | 3.0 V           |      | 185    |     |      |
|                                                                                 | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {2},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 9 pF, ESR ≈ 40 kΩ    | 3.0 V           |      | 225    |     |      |
|                                                                                 | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {3},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12.5 pF, ESR ≈ 40 kΩ | 3.0 V           |      | 330    |     |      |
| f <sub>LFXT</sub> LFXT oscillator crystal frequency                             | LFXTBYPASS = 0                                                                                                                       |                 |      | 32768  |     | Hz   |
| DC <sub>LFXT</sub> LFXT oscillator duty cycle                                   | Measured at ACLK,<br>f <sub>LFXT</sub> = 32768 Hz                                                                                    |                 | 30%  |        | 70% |      |
| f <sub>LFXT,SW</sub> LFXT oscillator logic-level square-wave input frequency    | LFXTBYPASS = 1 <sup>(2) (3)</sup>                                                                                                    |                 | 10.5 | 32.768 | 50  | kHz  |
| DC <sub>LFXT, SW</sub> LFXT oscillator logic-level square-wave input duty cycle | LFXTBYPASS = 1                                                                                                                       |                 | 30%  |        | 70% |      |
| OA <sub>LFXT</sub> Oscillation allowance for LF crystals <sup>(4)</sup>         | LFXTBYPASS = 0, LFXTDRIVE = {1},<br>f <sub>LFXT</sub> = 32768 Hz, C <sub>L,eff</sub> = 6 pF                                          |                 |      | 210    |     | kΩ   |
|                                                                                 | LFXTBYPASS = 0, LFXTDRIVE = {3},<br>f <sub>LFXT</sub> = 32768 Hz, C <sub>L,eff</sub> = 12.5 pF                                       |                 |      | 300    |     |      |

- (1) To improve EMI on the LFXT oscillator, the following guidelines should be observed.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins LFXIN and LFXOUT.
  - Avoid running PCB traces underneath or adjacent to the LFXIN and LFXOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator LFXIN and LFXOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by DC<sub>LFXT, SW</sub>.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
  - For LFXTDRIVE = {0}, C<sub>L,eff</sub> = 3.7 pF.
  - For LFXTDRIVE = {1}, C<sub>L,eff</sub> = 6 pF
  - For LFXTDRIVE = {2}, 6 pF ≤ C<sub>L,eff</sub> ≤ 9 pF
  - For LFXTDRIVE = {3}, 9 pF ≤ C<sub>L,eff</sub> ≤ 12.5 pF

## Low-Frequency Crystal Oscillator, LFXT<sup>(1)</sup> (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER               |                                                                   | TEST CONDITIONS                                                                                                         | V <sub>CC</sub> | MIN | TYP  | MAX  | UNIT |
|-------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|------|------|
| C <sub>LFXIN</sub>      | Integrated load capacitance at LFXIN terminal <sup>(5) (6)</sup>  |                                                                                                                         |                 |     | 2    |      | pF   |
| C <sub>LFXOUT</sub>     | Integrated load capacitance at LFXOUT terminal <sup>(5) (6)</sup> |                                                                                                                         |                 |     | 2    |      | pF   |
| t <sub>START,LFXT</sub> | Start-up time <sup>(7)</sup>                                      | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {0},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 3.7 pF  | 3.0 V           |     | 800  |      | ms   |
|                         |                                                                   | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {3},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12.5 pF | 3.0 V           |     | 1000 |      |      |
| f <sub>Fault,LFXT</sub> | Oscillator fault frequency <sup>(8) (9)</sup>                     |                                                                                                                         |                 | 0   |      | 3500 | Hz   |

- (5) This represents all the parasitic capacitance present at the LFXIN and LFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, C<sub>L,eff</sub> can be computed as C<sub>IN</sub> x C<sub>OUT</sub> / (C<sub>IN</sub> + C<sub>OUT</sub>), where C<sub>IN</sub> and C<sub>OUT</sub> are the total capacitance at the LFXIN and LFXOUT terminals, respectively.
- (6) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. It is recommended to verify that the recommended effective load capacitance of the selected crystal is met.
- (7) Includes start-up counter of 1024 clock cycles.
- (8) Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX specification may set the flag. A static condition or stuck at fault condition will set the flag.
- (9) Measured with logic-level input frequency but also applies to operation with crystals.

**Table 5-5. High-Frequency Crystal Oscillator, HFXT<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER               |                                                                      | TEST CONDITIONS                                                                                                                                                             | V <sub>CC</sub> | MIN   | TYP | MAX | UNIT |
|-------------------------|----------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-------|-----|-----|------|
| I <sub>DVCC,HFXT</sub>  | HFXT oscillator crystal current HF mode at typical ESR               | f <sub>OSC</sub> = 4 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 0, HFFREQ = 1 <sup>(2)</sup><br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub> | 3.0 V           | 75    |     |     | μA   |
|                         |                                                                      | f <sub>OSC</sub> = 8 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 1, HFFREQ = 1,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub>               |                 | 120   |     |     |      |
|                         |                                                                      | f <sub>OSC</sub> = 16 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 2, HFFREQ = 2,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub>              |                 | 190   |     |     |      |
|                         |                                                                      | f <sub>OSC</sub> = 24 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 3, HFFREQ = 3,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub>              |                 | 250   |     |     |      |
| f <sub>HFXT</sub>       | HFXT oscillator crystal frequency, crystal mode                      | HFXTBYPASS = 0, HFFREQ = 1 <sup>(2)(3)</sup>                                                                                                                                |                 | 4     |     | 8   | MHz  |
|                         |                                                                      | HFXTBYPASS = 0, HFFREQ = 2 <sup>(3)</sup>                                                                                                                                   |                 | 8.01  |     | 16  |      |
|                         |                                                                      | HFXTBYPASS = 0, HFFREQ = 3 <sup>(3)</sup>                                                                                                                                   |                 | 16.01 |     | 24  |      |
| DC <sub>HFXT</sub>      | HFXT oscillator duty cycle                                           | Measured at SMCLK, f <sub>HFXT</sub> = 16 MHz                                                                                                                               |                 | 40%   | 50% | 60% |      |
| f <sub>HFXT,SW</sub>    | HFXT oscillator logic-level square-wave input frequency, bypass mode | HFXTBYPASS = 1, HFFREQ = 0 <sup>(4)(3)</sup>                                                                                                                                |                 | 0.9   |     | 4   | MHz  |
|                         |                                                                      | HFXTBYPASS = 1, HFFREQ = 1 <sup>(4)(3)</sup>                                                                                                                                |                 | 4.01  |     | 8   |      |
|                         |                                                                      | HFXTBYPASS = 1, HFFREQ = 2 <sup>(4)(3)</sup>                                                                                                                                |                 | 8.01  |     | 16  |      |
|                         |                                                                      | HFXTBYPASS = 1, HFFREQ = 3 <sup>(4)(3)</sup>                                                                                                                                |                 | 16.01 |     | 24  |      |
| DC <sub>HFXT, SW</sub>  | HFXT oscillator logic-level square-wave input duty cycle             | HFXTBYPASS = 1                                                                                                                                                              |                 | 40%   |     | 60% |      |
| t <sub>START,HFXT</sub> | Start-up time <sup>(5)</sup>                                         | f <sub>OSC</sub> = 4 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 0, HFFREQ = 1,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 16 pF                                                | 3.0 V           | 1.6   |     |     | ms   |
|                         |                                                                      | f <sub>OSC</sub> = 24 MHz ,<br>HFXTBYPASS = 0, HFXTDRIVE = 3, HFFREQ = 3,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 16 pF                                              | 3.0 V           | 0.6   |     |     |      |
| C <sub>HFXIN</sub>      | Integrated load capacitance at HFXIN terminal <sup>(6) (7)</sup>     |                                                                                                                                                                             |                 | 2     |     |     | pF   |
| C <sub>HFXOUT</sub>     | Integrated load capacitance at HFXOUT terminal <sup>(6) (7)</sup>    |                                                                                                                                                                             |                 | 2     |     |     | pF   |

- (1) To improve EMI on the HFXT oscillator the following guidelines should be observed.
  - Keep the traces between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins HFXIN and HFXOUT.
  - Avoid running PCB traces underneath or adjacent to the HFXIN and HFXOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator HFXIN and HFXOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) HFFREQ = {0} is not supported for HFXT crystal mode of operation.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) When HFXTBYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by DC<sub>HFXT, SW</sub>.
- (5) Includes start-up counter of 1024 clock cycles.
- (6) This represents all the parasitic capacitance present at the HFXIN and HFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, C<sub>L,eff</sub> can be computed as C<sub>IN</sub> × C<sub>OUT</sub> / (C<sub>IN</sub> + C<sub>OUT</sub>), where C<sub>IN</sub> and C<sub>OUT</sub> is the total capacitance at the HFXIN and HFXOUT terminals, respectively.
- (7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. It is recommended to verify that the recommended effective load capacitance of the selected crystal is met.

## High-Frequency Crystal Oscillator, HFXT<sup>(1)</sup> (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                              | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|------------------------------------------------------------------------|-----------------|-----------------|-----|-----|-----|------|
| f <sub>Fault, HFXT</sub> Oscillator fault frequency <sup>(8) (9)</sup> |                 |                 | 0   |     | 800 | kHz  |

(8) Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX might set the flag. A static condition or stuck at fault condition will set the flag.

(9) Measured with logic-level input frequency but also applies to operation with crystals.

**Table 5-6. DCO**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                  | TEST CONDITIONS                                                                                                                                                           | V <sub>CC</sub> | MIN | TYP   | MAX                  | UNIT |
|------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|-------|----------------------|------|
| f <sub>DCO1</sub> DCO frequency range 1 MHz, trimmed       | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 0, DCORSEL = 1, DCOFSEL = 0                                                                                        |                 |     | 1     | ±3.5%                | MHz  |
| f <sub>DCO2.7</sub> DCO frequency range 2.7 MHz, trimmed   | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 1                                                                                                                  |                 |     | 2.667 | ±3.5%                | MHz  |
| f <sub>DCO3.5</sub> DCO frequency range 3.5 MHz, trimmed   | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 2                                                                                                                  |                 |     | 3.5   | ±3.5%                | MHz  |
| f <sub>DCO4</sub> DCO frequency range 4 MHz, trimmed       | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 3                                                                                                                  |                 |     | 4     | ±3.5%                | MHz  |
| f <sub>DCO5.3</sub> DCO frequency range 5.3 MHz, trimmed   | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 4, DCORSEL = 1, DCOFSEL = 1                                                                                        |                 |     | 5.333 | ±3.5%                | MHz  |
| f <sub>DCO7</sub> DCO frequency range 7 MHz, trimmed       | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 5, DCORSEL = 1, DCOFSEL = 2                                                                                        |                 |     | 7     | ±3.5%                | MHz  |
| f <sub>DCO8</sub> DCO frequency range 8 MHz, trimmed       | Measured at SMCLK, divide by 1, DCORSEL = 0, DCOFSEL = 6, DCORSEL = 1, DCOFSEL = 3                                                                                        |                 |     | 8     | ±3.5%                | MHz  |
| f <sub>DCO16</sub> DCO frequency range 16 MHz, trimmed     | Measured at SMCLK, divide by 1, DCORSEL = 1, DCOFSEL = 4                                                                                                                  |                 |     | 16    | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO21</sub> DCO frequency range 21 MHz, trimmed     | Measured at SMCLK, divide by 2, DCORSEL = 1, DCOFSEL = 5                                                                                                                  |                 |     | 21    | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO24</sub> DCO frequency range 24 MHz, trimmed     | Measured at SMCLK, divide by 2, DCORSEL = 1, DCOFSEL = 6                                                                                                                  |                 |     | 24    | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO, DC</sub> Duty cycle                            | Measured at SMCLK, divide by 1, No external divide, all DCORSEL/DCOFSEL settings except DCORSEL = 1, DCOFSEL = 5 and DCORSEL = 1, DCOFSEL = 6                             |                 | 48% | 50%   | 52%                  |      |
| t <sub>DCO, JITTER</sub> DCO jitter                        | Based on f <sub>signal</sub> = 10 kHz and DCO used for 12 bit SAR ADC sampling source. This achieves >74 dB SNR due to jitter (that is, it is limited by ADC performance) |                 |     | 2     | 3                    | ns   |
| df <sub>DCO</sub> /dT DCO temperature drift <sup>(2)</sup> |                                                                                                                                                                           | 3.0 V           |     | 0.01  |                      | %/°C |

(1) After a wakeup from LPM1, LPM2, LPM3 or LPM4 the DCO frequency f<sub>DCO</sub> might exceed the specified frequency range for a few clock cycles by up to 5% before settling into the specified steady state frequency range.

(2) Calculated using the box method: (MAX(−40°C to 85°C) – MIN(−40°C to 85°C)) / MIN(−40°C to 85°C) / (85°C – (−40°C))

**Table 5-7. Internal Very-Low-Power Low-Frequency Oscillator (VLO)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                              | TEST CONDITIONS                 | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|------------------------------------------------------------------------|---------------------------------|-----------------|-----|-----|-----|------|
| I <sub>VLO</sub> Current consumption                                   |                                 |                 |     | 100 |     | nA   |
| f <sub>VLO</sub> VLO frequency                                         | Measured at ACLK <sup>(1)</sup> |                 | 6   | 9.4 | 14  | kHz  |
| df <sub>VLO</sub> /dT VLO frequency temperature drift                  | Measured at ACLK <sup>(1)</sup> |                 |     | 0.2 |     | %/°C |
| df <sub>VLO</sub> /dV <sub>CC</sub> VLO frequency supply voltage drift | Measured at ACLK <sup>(2)</sup> |                 |     | 0.7 |     | %/V  |
| f <sub>VLO,DC</sub> Duty cycle                                         | Measured at ACLK                |                 | 40% | 50% | 60% |      |

(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 to 3.6 V) – MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V – 1.8 V)

**Table 5-8. Module Oscillator (MODOSC)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                  | TEST CONDITIONS                | MIN | TYP  | MAX | UNIT |
|--------------------------------------------------------------------------------------------|--------------------------------|-----|------|-----|------|
| I <sub>MODOSC</sub> Current consumption                                                    | Enabled                        |     | 25   |     | μA   |
| f <sub>MODOSC</sub> MODOSC frequency                                                       |                                | 4.0 | 4.8  | 5.4 | MHz  |
| f <sub>MODOSC</sub> /dT MODOSC frequency temperature drift <sup>(1)</sup>                  |                                |     | 0.08 |     | %/°C |
| f <sub>MODOSC</sub> /dV <sub>CC</sub> MODOSC frequency supply voltage drift <sup>(2)</sup> |                                |     | 1.4  |     | %/V  |
| DC <sub>MODOSC</sub> Duty cycle                                                            | Measured at SMCLK, divide by 1 | 40% | 50%  | 60% |      |

(1) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

### 5.13.4 Wake-Up Characteristics

**Table 5-9. Wake-Up Times From Low-Power Modes and Reset**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                                                                                                   | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX                           | UNIT |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|-----|-----|-------------------------------|------|
| t <sub>WAKE-UP FRAM</sub> (Additional) wake-up time to activate the FRAM in AM if previously disabled by the FRAM controller or from an LPM if immediate activation is selected for wake up |                 |                 |     | 6   | 10                            | μs   |
| t <sub>WAKE-UP LPM0</sub> Wake-up time from LPM0 to active mode <sup>(1)</sup>                                                                                                              |                 | 2.2 V, 3.0 V    |     |     | 400 ns + 1.5/f <sub>DCO</sub> |      |
| t <sub>WAKE-UP LPM1</sub> Wake-up time from LPM1 to active mode <sup>(1)</sup>                                                                                                              |                 | 2.2 V, 3.0 V    |     | 6   |                               | μs   |
| t <sub>WAKE-UP LPM2</sub> Wake-up time from LPM2 to active mode <sup>(1)</sup>                                                                                                              |                 | 2.2 V, 3.0 V    |     | 6   |                               | μs   |
| t <sub>WAKE-UP LPM3</sub> Wake-up time from LPM3 to active mode <sup>(1)</sup>                                                                                                              |                 | 2.2 V, 3.0 V    |     | 7   | 10                            | μs   |
| t <sub>WAKE-UP LPM4</sub> Wake-up time from LPM4 to active mode <sup>(1)</sup>                                                                                                              |                 | 2.2 V, 3.0 V    |     | 7   | 10                            | μs   |
| t <sub>WAKE-UP LPM3.5</sub> Wake-up time from LPM3.5 to active mode <sup>(2)</sup>                                                                                                          |                 | 2.2 V, 3.0 V    |     | 250 | 375                           | μs   |
| t <sub>WAKE-UP LPM4.5</sub> Wake-up time from LPM4.5 to active mode <sup>(2)</sup>                                                                                                          | SVSHE = 1       | 2.2 V, 3.0 V    |     | 250 | 375                           | μs   |
|                                                                                                                                                                                             | SVSHE = 0       | 2.2 V, 3.0 V    |     | 1   | 1.5                           | ms   |
| t <sub>WAKE-UP-RST</sub> Wake-up time from a $\overline{\text{RST}}$ pin triggered reset to active mode <sup>(2)</sup>                                                                      |                 | 2.2 V, 3.0 V    |     | 250 | 375                           | μs   |
| t <sub>WAKE-UP-BOR</sub> Wake-up time from power-up to active mode <sup>(2)</sup>                                                                                                           |                 | 2.2 V, 3.0 V    |     | 1   | 1.5                           | ms   |


- (1) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge. MCLK is sourced by the DCO and the MCLK divider is set to divide-by-1 (DIVMx = 000b, f<sub>MCLK</sub> = f<sub>DCO</sub>). This time includes the activation of the FRAM during wake up.
- (2) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

**Table 5-10. Typical Wake-Up Charge<sup>(1)</sup>**

| PARAMETER                                                                                                                                      | TEST CONDITIONS | MIN | TYP  | MAX | UNIT |
|------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|-----|------|
| Q <sub>WAKE-UP FRAM</sub> Charge used for activating the FRAM in AM or during wake-up from LPM0 if previously disabled by the FRAM controller. |                 |     | 15.1 |     | nAs  |
| Q <sub>WAKE-UP LPM0</sub> Charge used for wake-up from LPM0 to active mode (with FRAM active)                                                  |                 |     | 4.4  |     | nAs  |
| Q <sub>WAKE-UP LPM1</sub> Charge used for wake-up from LPM1 to active mode (with FRAM active)                                                  |                 |     | 15.1 |     | nAs  |
| Q <sub>WAKE-UP LPM2</sub> Charge used for wake-up from LPM2 to active mode (with FRAM active)                                                  |                 |     | 15.3 |     | nAs  |
| Q <sub>WAKE-UP LPM3</sub> Charge used for wake-up from LPM3 to active mode (with FRAM active)                                                  |                 |     | 16.5 |     | nAs  |
| Q <sub>WAKE-UP LPM4</sub> Charge used for wake-up from LPM4 to active mode (with FRAM active)                                                  |                 |     | 16.5 |     | nAs  |
| Q <sub>WAKE-UP LPM3.5</sub> Charge used for wake-up from LPM3.5 to active mode <sup>(2)</sup>                                                  |                 |     | 76   |     | nAs  |
| Q <sub>WAKE-UP LPM4.5</sub> Charge used for wake-up from LPM4.5 to active mode <sup>(2)</sup>                                                  | SVSHE = 1       |     | 77   |     | nAs  |
|                                                                                                                                                | SVSHE = 0       |     | 77.5 |     |      |
| Q <sub>WAKE-UP-RESET</sub> Charge used for reset from $\overline{\text{RST}}$ or BOR event to active mode <sup>(2)</sup>                       |                 |     | 75   |     | nAs  |


- (1) Charge used during the wake-up time from a given low-power mode to active mode. This does **not** include the energy required in active mode (for example, for an interrupt service routine).
- (2) Charge required until start of user code. This does **not** include the energy required to reconfigure the device.

#### 5.13.4.1 Typical Characteristics, Average LPM Currents vs Wake-Up Frequency



NOTE: The average wake-up current does **not** include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 5-7. Average LPM Currents vs Wake-Up Frequency at 25°C



NOTE: The average wake-up current does **not** include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

Figure 5-8. Average LPM Currents vs Wake-Up Frequency at 85°C

## 5.13.5 Peripherals

### 5.13.5.1 Digital I/Os

**Table 5-11. Digital Inputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                           | TEST CONDITIONS                                                                                  | V <sub>CC</sub> | MIN  | TYP | MAX  | UNIT |
|---------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-----------------|------|-----|------|------|
| V <sub>IT+</sub> Positive-going input threshold voltage                                                             |                                                                                                  | 2.2 V           | 1.2  |     | 1.65 | V    |
|                                                                                                                     |                                                                                                  | 3.0 V           | 1.65 |     | 2.25 |      |
| V <sub>IT–</sub> Negative-going input threshold voltage                                                             |                                                                                                  | 2.2 V           | 0.55 |     | 1.00 | V    |
|                                                                                                                     |                                                                                                  | 3.0 V           | 0.75 |     | 1.35 |      |
| V <sub>hys</sub> Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> )                                    |                                                                                                  | 2.2 V           | 0.44 |     | 0.98 | V    |
|                                                                                                                     |                                                                                                  | 3.0 V           | 0.60 |     | 1.30 |      |
| R <sub>Pull</sub> Pullup or pulldown resistor                                                                       | For pullup: V <sub>IN</sub> = V <sub>SS</sub><br>For pulldown: V <sub>IN</sub> = V <sub>CC</sub> |                 | 20   | 35  | 50   | kΩ   |
| C <sub>I,dig</sub> Input capacitance, digital only port pins                                                        | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>                                             |                 |      | 3   |      | pF   |
| C <sub>I,ana</sub> Input capacitance, port pins with shared analog functions <sup>(1)</sup>                         | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>                                             |                 |      | 5   |      | pF   |
| I <sub>Ikg(Px.y)</sub> High-impedance input leakage current                                                         | Refer to notes <sup>(2)</sup> and <sup>(3)</sup>                                                 | 2.2 V,<br>3.0 V | –20  |     | +20  | nA   |
| t <sub>(int)</sub> External interrupt timing (external trigger pulse duration to set interrupt flag) <sup>(4)</sup> | Ports with interrupt capability (see block diagram and terminal function descriptions).          | 2.2 V,<br>3.0 V | 20   |     |      | ns   |
| t <sub>(RST)</sub> External reset pulse duration on $\overline{\text{RST}}$ <sup>(5)</sup>                          |                                                                                                  | 2.2 V,<br>3.0 V | 2    |     |      | μs   |

- (1) If the port pins PJ.4/LFXIN and PJ.5/LFXOUT are used as digital I/Os, they are connected by a 4-pF capacitor and a 35-MΩ resistor in series. At frequencies of approximately 1 kHz and lower, the 4-pF capacitor can add to the pin capacitance of PJ.4/LFXIN and/or PJ.5/LFXOUT.
- (2) The input leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pins, unless otherwise noted.
- (3) The input leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.
- (4) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t<sub>(int)</sub> is met. It may be set by trigger signals shorter than t<sub>(int)</sub>.
- (5) Not applicable if  $\overline{\text{RST}}$ /NMI pin configured as NMI.

**Table 5-12. Digital Outputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                           | TEST CONDITIONS                                                                         | V <sub>CC</sub> | MIN                    | TYP | MAX                    | UNIT |
|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-----------------|------------------------|-----|------------------------|------|
| V <sub>OH</sub> High-level output voltage                                           | I <sub>(OHmax)</sub> = –1 mA <sup>(1)</sup>                                             | 2.2 V           | V <sub>CC</sub> – 0.25 |     | V <sub>CC</sub>        | V    |
|                                                                                     | I <sub>(OHmax)</sub> = –3 mA <sup>(2)</sup>                                             |                 | V <sub>CC</sub> – 0.60 |     | V <sub>CC</sub>        |      |
|                                                                                     | I <sub>(OHmax)</sub> = –2 mA <sup>(1)</sup>                                             | 3.0 V           | V <sub>CC</sub> – 0.25 |     | V <sub>CC</sub>        |      |
|                                                                                     | I <sub>(OHmax)</sub> = –6 mA <sup>(2)</sup>                                             |                 | V <sub>CC</sub> – 0.60 |     | V <sub>CC</sub>        |      |
| V <sub>OL</sub> Low-level output voltage                                            | I <sub>(OLmax)</sub> = 1 mA <sup>(1)</sup>                                              | 2.2 V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.25 | V    |
|                                                                                     | I <sub>(OLmax)</sub> = 3 mA <sup>(2)</sup>                                              |                 | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.60 |      |
|                                                                                     | I <sub>(OLmax)</sub> = 2 mA <sup>(1)</sup>                                              | 3.0 V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.25 |      |
|                                                                                     | I <sub>(OLmax)</sub> = 6 mA <sup>(2)</sup>                                              |                 | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.60 |      |
| f <sub>PX,y</sub> Port output frequency (with load) <sup>(3)</sup>                  | C <sub>L</sub> = 20 pF, R <sub>L</sub> <sup>(4) (5)</sup>                               | 2.2 V           | 16                     |     |                        | MHz  |
|                                                                                     |                                                                                         | 3.0 V           | 16                     |     |                        |      |
| f <sub>Port_CLK</sub> Clock output frequency <sup>(3)</sup>                         | ACLK, MCLK, or SMCLK at configured output port<br>C <sub>L</sub> = 20 pF <sup>(5)</sup> | 2.2 V           | 16                     |     |                        | MHz  |
|                                                                                     |                                                                                         | 3.0 V           | 16                     |     |                        |      |
| t <sub>rise,dig</sub> Port output rise time, digital only port pins                 | C <sub>L</sub> = 20 pF                                                                  | 2.2 V           |                        | 4   | 15                     | ns   |
|                                                                                     |                                                                                         | 3.0 V           |                        | 3   | 15                     |      |
| t <sub>fall,dig</sub> Port output fall time, digital only port pins                 | C <sub>L</sub> = 20 pF                                                                  | 2.2 V           |                        | 4   | 15                     | ns   |
|                                                                                     |                                                                                         | 3.0 V           |                        | 3   | 15                     |      |
| t <sub>rise,ana</sub> Port output rise time, port pins with shared analog functions | C <sub>L</sub> = 20 pF                                                                  | 2.2 V           |                        | 6   | 15                     | ns   |
|                                                                                     |                                                                                         | 3.0 V           |                        | 4   | 15                     |      |
| t <sub>fall,ana</sub> Port output fall time, port pins with shared analog functions | C <sub>L</sub> = 20 pF                                                                  | 2.2 V           |                        | 6   | 15                     | ns   |
|                                                                                     |                                                                                         | 3.0 V           |                        | 4   | 15                     |      |

- (1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
- (2) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.
- (3) The port can output frequencies at least up to the specified limit - it might support higher frequencies.
- (4) A resistive divider with 2 × R1 and R1 = 1.6 kΩ between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider. C<sub>L</sub> = 20 pF is connected from the output to V<sub>SS</sub>.
- (5) The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.

### 5.13.5.1.1 Typical Characteristics, Digital Outputs at 3.0 V and 2.2 V




Figure 5-9. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 5-10. Typical Low-Level Output Current vs Low-Level Output Voltage




Figure 5-11. Typical High-Level Output Current vs High-Level Output Voltage




Figure 5-12. Typical High-Level Output Current vs High-Level Output Voltage



**Table 5-13. Pin-Oscillator Frequency, Ports Px**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                   | TEST CONDITIONS                             | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|---------------------------------------------|---------------------------------------------|-----------------|-----|------|-----|------|
| f <sub>OPx,y</sub> Pin-oscillator frequency | Px.y, C <sub>L</sub> = 10 pF <sup>(1)</sup> | 3.0 V           |     | 1200 |     | kHz  |
|                                             | Px.y, C <sub>L</sub> = 20 pF <sup>(1)</sup> | 3.0 V           |     | 650  |     | kHz  |

(1) C<sub>L</sub> is the external load capacitance connected from the output to V<sub>SS</sub> and includes all parasitic effects such as PCB traces.

#### 5.13.5.1.2 Typical Characteristics, Pin-Oscillator Frequency



### 5.13.5.2 Timer\_A and Timer\_B

**Table 5-14. Timer\_A**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                     | TEST CONDITIONS                                                    | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-----------------------------------------------|--------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| f <sub>TA</sub> Timer_A input clock frequency | Internal: SMCLK, ACLK<br>External: TACLK<br>Duty cycle = 50% ± 10% | 2.2 V,<br>3.0 V |     |     | 16  | MHz  |
| t <sub>TA,cap</sub> Timer_A capture timing    | All capture inputs, Minimum pulse duration required for capture    | 2.2 V,<br>3.0 V | 20  |     |     | ns   |

**Table 5-15. Timer\_B**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                     | TEST CONDITIONS                                                    | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-----------------------------------------------|--------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| f <sub>TB</sub> Timer_B input clock frequency | Internal: SMCLK, ACLK<br>External: TBCLK<br>Duty cycle = 50% ± 10% | 2.2 V,<br>3.0 V |     |     | 16  | MHz  |
| t <sub>TB,cap</sub> Timer_B capture timing    | All capture inputs, Minimum pulse duration required for capture    | 2.2 V,<br>3.0 V | 20  |     |     | ns   |

### 5.13.5.3 eUSCI

**Table 5-16. eUSCI (UART Mode) Recommended Operating Conditions**

| PARAMETER           | CONDITIONS                                                                                       | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|---------------------|--------------------------------------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| f <sub>eUSCI</sub>  | eUSCI input clock frequency<br>Internal: SMCLK, ACLK<br>External: UCLK<br>Duty cycle = 50% ± 10% |                 |     |     | 16  | MHz  |
| f <sub>BITCLK</sub> | BITCLK clock frequency<br>(equals baud rate in Mbaud)                                            |                 |     |     | 4   | MHz  |

**Table 5-17. eUSCI (UART Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|----------------|-----------------|-----------------|-----|-----|-----|------|
| t <sub>t</sub> | UCGLITx = 0     | 2.2 V,<br>3.0 V | 5   |     | 30  | ns   |
|                | UCGLITx = 1     |                 | 20  |     | 90  |      |
|                | UCGLITx = 2     |                 | 35  |     | 160 |      |
|                | UCGLITx = 3     |                 | 50  |     | 220 |      |

- (1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch time can limit the max. useable baud rate. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

**Table 5-18. eUSCI (SPI Master Mode) Recommended Operating Conditions**


| PARAMETER          | CONDITIONS                                                                     | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|--------------------|--------------------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| f <sub>eUSCI</sub> | eUSCI input clock frequency<br>Internal: SMCLK, ACLK<br>Duty cycle = 50% ± 10% |                 |     |     | 16  | MHz  |

**Table 5-19. eUSCI (SPI Master Mode)**


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER             | TEST CONDITIONS                                                      | V <sub>CC</sub> | MIN | TYP | MAX | UNIT             |
|-----------------------|----------------------------------------------------------------------|-----------------|-----|-----|-----|------------------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock                                   |                 | 1   |     |     | UCxCLK<br>cycles |
| t <sub>STE,LAG</sub>  | STE lag time, Last clock to STE inactive                             |                 | 1   |     |     |                  |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SIMO data out                         | 2.2 V,<br>3.0 V |     |     | 60  | ns               |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to SOMI high impedance                | 2.2 V,<br>3.0 V |     |     | 80  | ns               |
| t <sub>SU,MI</sub>    | SOMI input data setup time                                           | 2.2 V           | 40  |     |     | ns               |
|                       |                                                                      | 3.0 V           | 40  |     |     |                  |
| t <sub>HD,MI</sub>    | SOMI input data hold time                                            | 2.2 V           | 0   |     |     | ns               |
|                       |                                                                      | 3.0 V           | 0   |     |     |                  |
| t <sub>VALID,MO</sub> | SIMO output data valid time <sup>(2)</sup><br>C <sub>L</sub> = 20 pF | 2.2 V           |     |     | 10  | ns               |
|                       |                                                                      | 3.0 V           |     |     | 10  |                  |
| t <sub>HD,MO</sub>    | SIMO output data hold time <sup>(3)</sup><br>C <sub>L</sub> = 20 pF  | 2.2 V           |     | 0   |     | ns               |
|                       |                                                                      | 3.0 V           |     | 0   |     |                  |

- (1) f<sub>UCxCLK</sub> = 1/2t<sub>LO/Hi</sub> with t<sub>LO/Hi</sub> = max(t<sub>VALID,MO</sub>(eUSCI) + t<sub>SU,SI</sub>(Slave), t<sub>SU,MI</sub>(eUSCI) + t<sub>VALID,SO</sub>(Slave)). For the slave parameters t<sub>SU,SI</sub>(Slave) and t<sub>VALID,SO</sub>(Slave), refer to the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing diagrams in [Figure 5-15](#) and [Figure 5-16](#).
- (3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in [Figure 5-15](#) and [Figure 5-16](#).



**Figure 5-15. SPI Master Mode, CKPH = 0**



**Figure 5-16. SPI Master Mode, CKPH = 1**

**Table 5-20. eUSCI (SPI Slave Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER             |                                                       | TEST CONDITIONS                                    | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-----------------------|-------------------------------------------------------|----------------------------------------------------|-----------------|-----|-----|-----|------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock                    |                                                    | 2.2 V           | 45  |     |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 40  |     |     |      |
| t <sub>STE,LAG</sub>  | STE lag time, Last clock to STE inactive              |                                                    | 2.2 V           | 2   |     |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 3   |     |     |      |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SOMI data out          |                                                    | 2.2 V           |     |     | 45  | ns   |
|                       |                                                       |                                                    | 3.0 V           |     |     | 40  |      |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to SOMI high impedance |                                                    | 2.2 V           |     |     | 50  | ns   |
|                       |                                                       |                                                    | 3.0 V           |     |     | 45  |      |
| t <sub>SU,SI</sub>    | SIMO input data setup time                            |                                                    | 2.2 V           | 4   |     |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 4   |     |     |      |
| t <sub>HD,SI</sub>    | SIMO input data hold time                             |                                                    | 2.2 V           | 7   |     |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 7   |     |     |      |
| t <sub>VALID,SO</sub> | SOMI output data valid time <sup>(2)</sup>            | UCLK edge to SOMI valid,<br>C <sub>L</sub> = 20 pF | 2.2 V           |     |     | 35  | ns   |
|                       |                                                       |                                                    | 3.0 V           |     |     | 35  |      |
| t <sub>HD,SO</sub>    | SOMI output data hold time <sup>(3)</sup>             | C <sub>L</sub> = 20 pF                             | 2.2 V           | 0   |     |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 0   |     |     |      |

- (1)  $f_{UCXCLK} = 1/2t_{LO/HI}$  with  $t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})$ .  
For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$  refer to the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing diagrams in [Figure 5-17](#) and [Figure 5-18](#).
- (3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams in [Figure 5-17](#) and [Figure 5-18](#).




Figure 5-17. SPI Slave Mode, CKPH = 0





Figure 5-18. SPI Slave Mode, CKPH = 1

**Table 5-21. eUSCI (I<sup>2</sup>C Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 5-19](#))

| PARAMETER            | TEST CONDITIONS                                     | V <sub>CC</sub> | MIN                        | TYP | MAX  | UNIT |
|----------------------|-----------------------------------------------------|-----------------|----------------------------|-----|------|------|
| f <sub>eUSCI</sub>   | eUSCI input clock frequency                         |                 |                            |     | 16   | MHz  |
| f <sub>SCL</sub>     | SCL clock frequency                                 | 2.2 V, 3.0 V    | 0                          |     | 400  | kHz  |
| t <sub>HD,STA</sub>  | Hold time (repeated) START                          | 2.2 V, 3.0 V    | f <sub>SCL</sub> = 100 kHz |     | 4.0  | μs   |
|                      |                                                     |                 | f <sub>SCL</sub> > 100 kHz |     | 0.6  |      |
| t <sub>SU,STA</sub>  | Setup time for a repeated START                     | 2.2 V, 3.0 V    | f <sub>SCL</sub> = 100 kHz |     | 4.7  | μs   |
|                      |                                                     |                 | f <sub>SCL</sub> > 100 kHz |     | 0.6  |      |
| t <sub>HD,DAT</sub>  | Data hold time                                      | 2.2 V, 3.0 V    | 0                          |     |      | ns   |
| t <sub>SU,DAT</sub>  | Data setup time                                     | 2.2 V, 3.0 V    | 100                        |     |      | ns   |
| t <sub>SU,STO</sub>  | Setup time for STOP                                 | 2.2 V, 3.0 V    | f <sub>SCL</sub> = 100 kHz |     | 4.0  | μs   |
|                      |                                                     |                 | f <sub>SCL</sub> > 100 kHz |     | 0.6  |      |
| t <sub>BUF</sub>     | Bus free time between a STOP and START condition    |                 | f <sub>SCL</sub> = 100 kHz |     | 4.7  | μs   |
|                      |                                                     |                 | f <sub>SCL</sub> > 100 kHz |     | 1.3  |      |
| t <sub>SP</sub>      | Pulse duration of spikes suppressed by input filter | 2.2 V, 3.0 V    | UCGLITx = 0                |     | 50   | ns   |
|                      |                                                     |                 | UCGLITx = 1                |     | 25   |      |
|                      |                                                     |                 | UCGLITx = 2                |     | 12.5 |      |
|                      |                                                     |                 | UCGLITx = 3                |     | 6.3  |      |
| t <sub>TIMEOUT</sub> | Clock low time-out                                  | 2.2 V, 3.0 V    | UCCLTOx = 1                |     | 27   | ms   |
|                      |                                                     |                 | UCCLTOx = 2                |     | 30   |      |
|                      |                                                     |                 | UCCLTOx = 3                |     | 33   |      |



**Figure 5-19. I<sup>2</sup>C Mode Timing**

### 5.13.5.4 LCD Controller

**Table 5-22. LCD\_C - Recommended Operating Conditions**

| PARAMETER                  | CONDITIONS                                                                                     | MIN                                                                                               | NOM    | MAX | UNIT |
|----------------------------|------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------|--------|-----|------|
| $V_{CC,LCD\_C,CP\ en,3.6}$ | Supply voltage range, charge pump enabled, $V_{LCD} \leq 3.6\text{ V}$                         | LCDCPEN = 1, 0000b < VLCDx ≤ 1111b (charge pump enabled, $V_{LCD} \leq 3.6\text{ V}$ )            |        |     | V    |
| $V_{CC,LCD\_C,CP\ en,3.3}$ | Supply voltage range, charge pump enabled, $V_{LCD} \leq 3.3\text{ V}$                         | LCDCPEN = 1, 0000b < VLCDx ≤ 1100b (charge pump enabled, $V_{LCD} \leq 3.3\text{ V}$ )            |        |     | V    |
| $V_{CC,LCD\_C,int.\ bias}$ | Supply voltage range, internal biasing, charge pump disabled                                   | LCDCPEN = 0, VLCDEXT = 0                                                                          |        |     | V    |
| $V_{CC,LCD\_C,ext.\ bias}$ | Supply voltage range, external biasing, charge pump disabled                                   | LCDCPEN = 0, VLCDEXT = 0                                                                          |        |     | V    |
| $V_{CC,LCD\_C,VLCDEXT}$    | Supply voltage range, external LCD voltage, internal or external biasing, charge pump disabled | LCDCPEN = 0, VLCDEXT = 1                                                                          |        |     | V    |
| $V_{LDCAP}$                | External LCD voltage at LDCAP, internal or external biasing, charge pump disabled              | LCDCPEN = 0, VLCDEXT = 1                                                                          |        |     | V    |
| $C_{LDCAP}$                | Capacitor value on LDCAP when charge pump enabled                                              | LCDCPEN = 1, VLCDx > 0000b (charge pump enabled)                                                  |        |     | μF   |
| $f_{ACLK,in}$              | ACLK input frequency range                                                                     | 30                                                                                                | 32.768 | 40  | kHz  |
| $f_{LCD}$                  | LCD frequency range                                                                            | $f_{FRAME} = 1/(2 \times \text{mux}) \times f_{LCD}$ with mux = 1 (static) to 8                   |        |     | Hz   |
| $f_{FRAME,4mux}$           | LCD frame frequency range                                                                      | $f_{FRAME,4mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX) = 1/(2 \times 4) \times 1024\text{ Hz}$ |        |     | Hz   |
| $f_{FRAME,8mux}$           | LCD frame frequency range                                                                      | $f_{FRAME,8mux}(MAX) = 1/(2 \times 4) \times f_{LCD}(MAX) = 1/(2 \times 8) \times 1024\text{ Hz}$ |        |     | Hz   |
| $C_{Panel}$                | Panel capacitance                                                                              | $f_{LCD} = 1024\text{Hz}$ , all common lines equally loaded                                       |        |     | pF   |
| $V_{R33}$                  | Analog input voltage at R33                                                                    | LCDCPEN = 0, VLCDEXT = 1                                                                          |        |     | V    |
| $V_{R23,1/3bias}$          | Analog input voltage at R23                                                                    | LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0                                                            |        |     | V    |
| $V_{R13,1/3bias}$          | Analog input voltage at R13 with 1/3 biasing                                                   | LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 0                                                            |        |     | V    |
| $V_{R13,1/2bias}$          | Analog input voltage at R13 with 1/2 biasing                                                   | LCDREXT = 1, LCDEXTBIAS = 1, LCD2B = 1                                                            |        |     | V    |
| $V_{R03}$                  | Analog input voltage at R03                                                                    | R0EXT = 1                                                                                         |        |     | V    |
| $V_{LCD}-V_{R03}$          | Voltage difference between $V_{LCD}$ and R03                                                   | LCDCPEN = 0, R0EXT = 1                                                                            |        |     | V    |
| $V_{LCDREF}$               | External LCD reference voltage applied at LCDREF                                               | VLCDREFx = 01                                                                                     |        |     | V    |

**Table 5-23. LCD\_C Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

| PARAMETER               |                                                       | TEST CONDITIONS                                                                       | V <sub>CC</sub> | MIN             | TYP  | MAX  | UNIT |
|-------------------------|-------------------------------------------------------|---------------------------------------------------------------------------------------|-----------------|-----------------|------|------|------|
| V <sub>LCD,0</sub>      | LCD voltage                                           | VLCDx = 0000, VLCDxEXT = 0                                                            | 2.4 V to 3.6 V  | V <sub>CC</sub> |      |      | V    |
| V <sub>LCD,1</sub>      |                                                       | LCDCPEN = 1, VLCDx = 0001b                                                            | 2 V to 3.6 V    | 2.49            | 2.60 | 2.72 |      |
| V <sub>LCD,2</sub>      |                                                       | LCDCPEN = 1, VLCDx = 0010b                                                            | 2 V to 3.6 V    | 2.66            |      |      |      |
| V <sub>LCD,3</sub>      |                                                       | LCDCPEN = 1, VLCDx = 0011b                                                            | 2 V to 3.6 V    | 2.72            |      |      |      |
| V <sub>LCD,4</sub>      |                                                       | LCDCPEN = 1, VLCDx = 0100b                                                            | 2 V to 3.6 V    | 2.78            |      |      |      |
| V <sub>LCD,5</sub>      |                                                       | LCDCPEN = 1, VLCDx = 0101b                                                            | 2 V to 3.6 V    | 2.84            |      |      |      |
| V <sub>LCD,6</sub>      |                                                       | LCDCPEN = 1, VLCDx = 0110b                                                            | 2 V to 3.6 V    | 2.90            |      |      |      |
| V <sub>LCD,7</sub>      |                                                       | LCDCPEN = 1, VLCDx = 0111b                                                            | 2 V to 3.6 V    | 2.96            |      |      |      |
| V <sub>LCD,8</sub>      |                                                       | LCDCPEN = 1, VLCDx = 1000b                                                            | 2 V to 3.6 V    | 3.02            |      |      |      |
| V <sub>LCD,9</sub>      |                                                       | LCDCPEN = 1, VLCDx = 1001b                                                            | 2 V to 3.6 V    | 3.08            |      |      |      |
| V <sub>LCD,10</sub>     |                                                       | LCDCPEN = 1, VLCDx = 1010b                                                            | 2 V to 3.6 V    | 3.14            |      |      |      |
| V <sub>LCD,11</sub>     |                                                       | LCDCPEN = 1, VLCDx = 1011b                                                            | 2 V to 3.6 V    | 3.20            |      |      |      |
| V <sub>LCD,12</sub>     |                                                       | LCDCPEN = 1, VLCDx = 1100b                                                            | 2 V to 3.6 V    | 3.26            |      |      |      |
| V <sub>LCD,13</sub>     |                                                       | LCDCPEN = 1, VLCDx = 1101b                                                            | 2.2 V to 3.6 V  | 3.32            |      |      |      |
| V <sub>LCD,14</sub>     |                                                       | LCDCPEN = 1, VLCDx = 1110b                                                            | 2.2 V to 3.6 V  | 3.38            |      |      |      |
| V <sub>LCD,15</sub>     |                                                       | LCDCPEN = 1, VLCDx = 1111b                                                            | 2.2 V to 3.6 V  | 3.32            | 3.44 | 3.6  |      |
| V <sub>LCD,7,0.8</sub>  | LCD voltage with external reference of 0.8 V          | LCDCPEN = 1, VLCDx = 0111b, VLCDREFx = 01b, VLCDREF = 0.8 V                           | 2 V to 3.6 V    | 2.96 × 0.8 V    |      |      | V    |
| V <sub>LCD,7,1.0</sub>  | LCD voltage with external reference of 1.0 V          | LCDCPEN = 1, VLCDx = 0111b, VLCDREFx = 01b, VLCDREF = 1.0 V                           | 2 V to 3.6 V    | 2.96 × 1.0 V    |      |      | V    |
| V <sub>LCD,7,1.2</sub>  | LCD voltage with external reference of 1.2 V          | LCDCPEN = 1, VLCDx = 0111b, VLCDREFx = 01b, VLCDREF = 1.2 V                           | 2.2 V to 3.6 V  | 2.96 × 1.2 V    |      |      | V    |
| ΔV <sub>LCD</sub>       | Voltage difference between consecutive VLCDx settings | ΔV <sub>LCD</sub> = V <sub>LCD,x</sub> - V <sub>LCD,x-1</sub> with x = 0010b to 1111b |                 | 40              | 60   | 80   | mV   |
| I <sub>CC,Peak,CP</sub> | Peak supply currents due to charge pump activities    | LCDCPEN = 1, VLCDx = 1111b external, with decoupling capacitor on DVCC supply ≥ 1 μF  | 2.2 V           | 600             |      |      | μA   |
| t <sub>LCD,CP,on</sub>  | Time to charge C <sub>LCD</sub> when discharged       | C <sub>LCD</sub> = 4.7 μF, LCDCPEN = 0→1, VLCDx = 1111b                               | 2.2 V           | 100 500         |      |      | ms   |
| I <sub>CP,Load</sub>    | Maximum charge pump load current                      | LCDCPEN = 1, VLCDx = 1111b                                                            | 2.2 V           | 50              |      |      | μA   |
| R <sub>LCD,Seg</sub>    | LCD driver output impedance, segment lines            | LCDCPEN = 0, I <sub>LOAD</sub> = ±10 μA                                               | 2.2 V           | 10              |      |      | kΩ   |
| R <sub>LCD,COM</sub>    | LCD driver output impedance, common lines             | LCDCPEN = 0, I <sub>LOAD</sub> = ±10 μA                                               | 2.2 V           | 10              |      |      | kΩ   |

### 5.13.5.5 ADC

**Table 5-24. 12-Bit ADC, Power Supply and Input Range Conditions**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                       | TEST CONDITIONS                                                           | V <sub>CC</sub> | MIN | NOM | MAX  | UNIT |
|-------------------------------------------------|---------------------------------------------------------------------------|-----------------|-----|-----|------|------|
| V(Ax) Analog input voltage range <sup>(1)</sup> | All ADC12 analog input pins Ax                                            |                 | 0   |     | AVCC | V    |
| I(ADC12_B) single-ended mode                    | Operating supply current into AVCC plus DVCC terminals <sup>(2) (3)</sup> | 3.0 V           |     | 145 | 199  | μA   |
|                                                 |                                                                           | 2.2 V           |     | 140 | 190  |      |
| I(ADC12_B) differential mode                    | Operating supply current into AVCC plus DVCC terminals <sup>(2) (3)</sup> | 3.0 V           |     | 175 | 245  | μA   |
|                                                 |                                                                           | 2.2 V           |     | 170 | 230  |      |
| C <sub>i</sub> Input capacitance                | Only one terminal Ax can be selected at one time                          | 2.2 V           |     | 10  | 15   | pF   |
| R <sub>i</sub> Input MUX ON resistance          | 0 V ≤ V(Ax) ≤ AVCC                                                        | >2 V            |     | 0.5 | 4    | kΩ   |
|                                                 |                                                                           | <2 V            |     | 1   | 10   | kΩ   |

(1) The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results.

(2) The internal reference supply current is not included in current consumption parameter I(ADC12\_B).

(3) Approximately 60% (typical) of the total current into the AVCC and DVCC terminal is from AVCC.

**Table 5-25. 12-Bit ADC, Timing Parameters**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                | TEST CONDITIONS                                                                                                                            | MIN  | TYP    | MAX | UNIT |
|--------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|------|--------|-----|------|
| f <sub>ADC12CLK</sub> Frequency for specified performance                | For specified performance of ADC12 linearity parameters with ADC12PWRMD = 0, If ADC12PWRMD = 1, the maximum is 1/4 of the value shown here | 0.45 |        | 5.4 | MHz  |
| f <sub>ADC12CLK</sub> Frequency for reduced performance                  | Linearity parameters have reduced performance                                                                                              |      | 32.768 |     | kHz  |
| f <sub>ADC12OSC</sub> Internal oscillator <sup>(1)</sup>                 | ADC12DIV = 0, f <sub>ADC12CLK</sub> = f <sub>ADC12OSC</sub> from MODCLK                                                                    | 4    | 4.8    | 5.4 | MHz  |
| t <sub>CONVERT</sub> Conversion time                                     | REFON = 0, Internal oscillator, f <sub>ADC12CLK</sub> = f <sub>ADC12OSC</sub> from MODCLK, ADC12WINC = 0                                   | 2.6  |        | 3.5 | μs   |
|                                                                          | External f <sub>ADC12CLK</sub> from ACLK, MCLK, or SMCLK, ADC12SSEL ≠ 0                                                                    |      | (2)    |     |      |
| t <sub>ADC12ON</sub> Turnon settling time of the ADC                     | See <sup>(3)</sup>                                                                                                                         |      |        | 100 | ns   |
| t <sub>ADC12OFF</sub> Time ADC must be off before can be turned on again | Note: t <sub>ADC12OFF</sub> must be met to make sure that t <sub>ADC12ON</sub> time holds                                                  | 100  |        |     | ns   |
| t <sub>Sample</sub> Sampling time                                        | R <sub>S</sub> = 400 Ω, R <sub>I</sub> = 4 kΩ, C <sub>i</sub> = 15 pF, C <sub>pext</sub> = 8 pF <sup>(4)</sup>                             | 1    |        |     | μs   |

(1) The ADC12OSC is sourced directly from MODOSC inside the UCS.

(2) 14 × ADC12DIV × 1/f<sub>ADC12CLK</sub>, if ADC12WINC=1 then 15 × ADC12DIV × 1/f<sub>ADC12CLK</sub>

(3) The condition is that the error in a conversion started after t<sub>ADC12ON</sub> is less than ±0.5 LSB. The reference and input signal are already settled.

(4) Approximately 10 Tau (τ) are needed to get an error of less than ±0.5 LSB: t<sub>sample</sub> = ln(2<sup>n+2</sup>) × (R<sub>S</sub> + R<sub>I</sub>) × (C<sub>i</sub> + C<sub>pext</sub>), where n = ADC resolution = 12, R<sub>S</sub> = external source resistance, C<sub>pext</sub> = external parasitic capacitance.

**Table 5-26. 12-Bit ADC, Linearity Parameters With External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER          |                                                        | TEST CONDITIONS                                                                                                                                                                                                                                   | MIN   | TYP  | MAX   | UNIT |
|--------------------|--------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|------|-------|------|
| Resolution         | Number of no missing code output-code bits             |                                                                                                                                                                                                                                                   | 12    |      |       | bits |
| E <sub>I</sub>     | Integral linearity error (INL) for differential input  | 1.2 V ≤ V <sub>R+</sub> - V <sub>R-</sub> ≤ AV <sub>CC</sub>                                                                                                                                                                                      |       |      | ±1.8  | LSB  |
| E <sub>I</sub>     | Integral linearity error (INL) for single ended inputs | 1.2 V ≤ V <sub>R+</sub> - V <sub>R-</sub> ≤ AV <sub>CC</sub>                                                                                                                                                                                      |       |      | ±2.2  | LSB  |
| E <sub>D</sub>     | Differential linearity error (DNL)                     |                                                                                                                                                                                                                                                   | -0.99 |      | +1.0  | LSB  |
| E <sub>O</sub>     | Offset error <sup>(2) (3)</sup>                        | ADC12VRSEL = 0x2 or 0x4 without TLV calibration, TLV calibration data can be used to improve the parameter <sup>(4)</sup>                                                                                                                         |       | ±0.5 | ±1.5  | mV   |
| E <sub>G,ext</sub> | Gain error                                             | With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter <sup>(4)</sup> , V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AV <sub>SS</sub> |       | ±0.8 | ±2.5  | LSB  |
|                    |                                                        | With external voltage reference with internal buffer (ADC12VRSEL = 0x3), V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AV <sub>SS</sub>                                                                                                              |       | ±1   | ±20   |      |
| E <sub>T,ext</sub> | Total unadjusted error                                 | With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter <sup>(4)</sup> , V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AV <sub>SS</sub> |       | ±1.4 | ±3.5  | LSB  |
|                    |                                                        | With external voltage reference with internal buffer (ADC12VRSEL = 0x3), V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AV <sub>SS</sub>                                                                                                              |       | ±1.4 | ±21.0 |      |

- (1) See [Table 5-28](#) and [Table 5-34](#) electrical sections for more information on internal reference performance and refer to the application report *Designing With the MSP430FR59xx and MSP430FR58xx ADC* ([SLAA624](#)) for details on optimizing ADC performance for your application with the choice of internal versus external reference.
- (2) Offset is measured as the input voltage (at which ADC output transitions from 0 to 1) minus 0.5 LSB.
- (3) Offset increases as IR drop increases when V<sub>R-</sub> is AV<sub>SS</sub>.
- (4) For details, see the Device Descriptor Table section in the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide* ([SLAU367](#)).

**Table 5-27. 12-Bit ADC, Dynamic Performance for Differential Inputs With External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                                             | MIN  | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------------------------------------------|------|------|-----|------|
| SNR       | Signal-to-noise                         | V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AV <sub>SS</sub> | 68   | 71   |     | dB   |
| ENOB      | Effective number of bits <sup>(2)</sup> | V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AV <sub>SS</sub> | 10.7 | 11.2 |     | bits |

- (1) See [Table 5-28](#) and [Table 5-34](#) electrical sections for more information on internal reference performance and refer to the application report *Designing With the MSP430FR59xx and MSP430FR58xx ADC* ([SLAA624](#)) for details on optimizing ADC performance for your application with the choice of internal versus external reference.
- (2) ENOB = (SINAD - 1.76) / 6.02

**Table 5-28. 12-Bit ADC, Dynamic Performance for Differential Inputs With Internal Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                                             | MIN  | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------------------------------------------|------|------|-----|------|
| ENOB      | Effective number of bits <sup>(2)</sup> | V <sub>R+</sub> = 2.5 V, V <sub>R-</sub> = AV <sub>SS</sub> | 10.3 | 10.7 |     | Bits |

- (1) See [Table 5-34](#) electrical section for more information on internal reference performance and refer to the application report *Designing With the MSP430FR59xx and MSP430FR58xx ADC* ([SLAA624](#)) for details on optimizing ADC performance for your application with the choice of internal versus external reference.
- (2) ENOB = (SINAD - 1.76) / 6.02

**Table 5-29. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS         | MIN  | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------|------|------|-----|------|
| SNR       | Signal-to-noise                         | VR+ = 2.5 V, VR- = AVSS | 64   | 68   |     | dB   |
| ENOB      | Effective number of bits <sup>(2)</sup> | VR+ = 2.5 V, VR- = AVSS | 10.2 | 10.7 |     | bits |

(1) See [Table 5-30](#) and [Table 5-34](#) electrical sections for more information on internal reference performance and refer to the application report *Designing With the MSP430FR59xx and MSP430FR58xx ADC* ([SLAA624](#)) for details on optimizing ADC performance for your application with the choice of internal versus external reference.

(2)  $ENOB = (SINAD - 1.76) / 6.02$

**Table 5-30. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With Internal Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS         | MIN | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------|-----|------|-----|------|
| ENOB      | Effective number of bits <sup>(2)</sup> | VR+ = 2.5 V, VR- = AVSS | 9.4 | 10.4 |     | bits |

(1) See [Table 5-34](#) electrical section for more information on internal reference performance and refer to the application report *Designing With the MSP430FR59xx and MSP430FR58xx ADC* ([SLAA624](#)) for details on optimizing ADC performance for your application with the choice of internal versus external reference.


(2)  $ENOB = (SINAD - 1.76) / 6.02$

**Table 5-31. 12-Bit ADC, Dynamic Performance With 32.768-kHz Clock**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                                                                                  | MIN | TYP | MAX | UNIT |
|-----------|-----------------------------------------|--------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| ENOB      | Effective number of bits <sup>(1)</sup> | Reduced performance with $f_{ADC12CLK}$ from ACLK LFXT<br>32.768 kHz,<br>VR+ = 2.5 V, VR- = AVSS |     | 10  |     | bits |

(1)  $ENOB = (SINAD - 1.76) / 6.02$



**Figure 5-20. Typical Temperature Sensor Voltage**

**Table 5-32. 12-Bit ADC, Temperature Sensor and Built-In  $V_{1/2}$**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                     |                                                                                    | TEST CONDITIONS                                                         | MIN   | TYP | MAX   | UNIT                 |
|-------------------------------|------------------------------------------------------------------------------------|-------------------------------------------------------------------------|-------|-----|-------|----------------------|
| $V_{\text{SENSOR}}$           | See <sup>(1)</sup> <sup>(2)</sup>                                                  | ADC12ON = 1, ADC12TCMAP=1,<br>$T_A = 0^\circ\text{C}$                   |       | 700 |       | mV                   |
| $TC_{\text{SENSOR}}$          | See <sup>(2)</sup>                                                                 | ADC12ON = 1, ADC12TCMAP = 1                                             |       | 2.5 |       | mV/ $^\circ\text{C}$ |
| $t_{\text{SENSOR(sample)}}$   | Sample time required if ADCTCMAP = 1 and channel MAX–1 is selected <sup>(3)</sup>  | ADC12ON = 1, ADC12TCMAP = 1,<br>Error of conversion result $\leq 1$ LSB | 30    |     |       | $\mu\text{s}$        |
| $V_{1/2}$                     | AVCC voltage divider for ADC12BATMAP = 1 on MAX input channel                      | ADC12ON = 1, ADC12BATMAP = 1                                            | 47.5% | 50% | 52.5% |                      |
| $I_{V\ 1/2}$                  | Current for battery monitor during sample time                                     | ADC12ON = 1, ADC12BATMAP = 1                                            |       | 38  | 63    | $\mu\text{A}$        |
| $t_{V\ 1/2\ (\text{sample})}$ | Sample time required if ADC12BATMAP = 1 and channel MAX is selected <sup>(4)</sup> | ADC12ON = 1, ADC12BATMAP = 1                                            | 1.7   |     |       | $\mu\text{s}$        |

- (1) The temperature sensor offset can be as much as  $\pm 30^\circ\text{C}$ . A single-point calibration is recommended in order to minimize the offset error of the built-in temperature sensor.
- (2) The device descriptor structure contains calibration values for  $30^\circ\text{C} \pm 3^\circ\text{C}$  and  $85^\circ\text{C} \pm 3^\circ\text{C}$  for each of the available reference voltage levels. The sensor voltage can be computed as  $V_{\text{SENSE}} = TC_{\text{SENSOR}} * (\text{Temperature}, ^\circ\text{C}) + V_{\text{SENSOR}}$ , where  $TC_{\text{SENSOR}}$  and  $V_{\text{SENSOR}}$  can be computed from the calibration values for higher accuracy.
- (3) The typical equivalent impedance of the sensor is 250 k $\Omega$ . The sample time required includes the sensor-on time  $t_{\text{SENSOR(on)}}$ .
- (4) The on-time  $t_{V1/2(\text{on})}$  is included in the sampling time  $t_{V1/2(\text{sample})}$ ; no additional on time is needed.

**Table 5-33. 12-Bit ADC, External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                        |                                                                                                            | TEST CONDITIONS                                                                                                                                                                                                  | MIN | TYP       | MAX              | UNIT          |
|--------------------------------------------------|------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----------|------------------|---------------|
| $V_{R+}$                                         | Positive external reference voltage input $V_{\text{eREF+}}$ or $V_{\text{eREF-}}$ based on ADC12VRSEL bit | $V_{R+} > V_{R-}$                                                                                                                                                                                                | 1.2 |           | $AV_{\text{CC}}$ | V             |
| $V_{R-}$                                         | Negative external reference voltage input $V_{\text{eREF+}}$ or $V_{\text{eREF-}}$ based on ADC12VRSEL bit | $V_{R+} > V_{R-}$                                                                                                                                                                                                | 0   |           | 1.2              | V             |
| $(V_{R+} - V_{R-})$                              | Differential external reference voltage input                                                              | $V_{R+} > V_{R-}$                                                                                                                                                                                                | 1.2 |           | $AV_{\text{CC}}$ | V             |
| $I_{V_{\text{eREF+}}}$<br>$I_{V_{\text{eREF-}}}$ | Static input current singled ended input mode                                                              | $1.2\text{ V} \leq V_{\text{eREF+}} \leq V_{\text{AVCC}}, V_{\text{eREF-}} = 0\text{ V}$<br>$f_{\text{ADC12CLK}} = 5\text{ MHz}, \text{ADC12SHTx} = 1\text{h},$<br>$\text{ADC12DIF} = 0, \text{ADC12PWRMD} = 0$  |     | $\pm 10$  |                  | $\mu\text{A}$ |
|                                                  |                                                                                                            | $1.2\text{ V} \leq V_{\text{eREF+}} \leq V_{\text{AVCC}}, V_{\text{eREF-}} = 0\text{ V}$<br>$f_{\text{ADC12CLK}} = 5\text{ MHz}, \text{ADC12SHTx} = 8\text{h},$<br>$\text{ADC12DIF} = 0, \text{ADC12PWRMD} = 01$ |     | $\pm 2.5$ |                  |               |
| $I_{V_{\text{eREF+}}}$<br>$I_{V_{\text{eREF-}}}$ | Static input current differential input mode                                                               | $1.2\text{ V} \leq V_{\text{eREF+}} \leq V_{\text{AVCC}}, V_{\text{eREF-}} = 0\text{ V}$<br>$f_{\text{ADC12CLK}} = 5\text{ MHz}, \text{ADC12SHTx} = 1\text{h},$<br>$\text{ADC12DIF} = 1, \text{ADC12PWRMD} = 0$  |     | $\pm 20$  |                  | $\mu\text{A}$ |
|                                                  |                                                                                                            | $1.2\text{ V} \leq V_{\text{eREF+}} \leq V_{\text{AVCC}}, V_{\text{eREF-}} = 0\text{ V}$<br>$f_{\text{ADC12CLK}} = 5\text{ MHz}, \text{ADC12SHTx} = 8\text{h},$<br>$\text{ADC12DIF} = 1, \text{ADC12PWRMD} = 1$  |     | $\pm 5$   |                  |               |
| $I_{V_{\text{eREF+}}}$                           | Peak input current with single-ended input                                                                 | $0\text{ V} \leq V_{\text{eREF+}} \leq V_{\text{AVCC}}, \text{ADC12DIF} = 0$                                                                                                                                     |     |           | 1.5              | mA            |
| $I_{V_{\text{eREF+}}}$                           | Peak input current with differential input                                                                 | $0\text{ V} \leq V_{\text{eREF+}} \leq V_{\text{AVCC}}, \text{ADC12DIF} = 1$                                                                                                                                     |     |           | 3                | mA            |
| $C_{V_{\text{eREF+/-}}}$                         | Capacitance at $V_{\text{eREF+}}$ or $V_{\text{eREF-}}$ terminal                                           | See <sup>(2)</sup>                                                                                                                                                                                               | 10  |           |                  | $\mu\text{F}$ |

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance,  $C_i$ , is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) Two decoupling capacitors, 10  $\mu\text{F}$  and 470 nF, should be connected to  $V_{\text{eREF}}$  to decouple the dynamic current required for an external reference source if it is used for the ADC12\_B. See also the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide* ([SLAU367](#)).

### 5.13.5.6 Reference

**Table 5-34. REF, Built-In Reference**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                  | TEST CONDITIONS                                            | V <sub>CC</sub>                                                                                                                   | MIN | TYP   | MAX  | UNIT  |
|--------------------------------------------|------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|-----|-------|------|-------|
| V <sub>REF+</sub>                          | REFVSEL = {2} for 2.5 V, REFON = 1                         | 2.7 V                                                                                                                             | 2.5 | ±1.5% |      | V     |
|                                            | REFVSEL = {1} for 2.0 V, REFON = 1                         | 2.2 V                                                                                                                             | 2.0 | ±1.5% |      |       |
|                                            | REFVSEL = {0} for 1.2 V, REFON = 1                         | 1.8 V                                                                                                                             | 1.2 | ±1.8% |      |       |
| Noise                                      | RMS noise at VREF <sup>(1)</sup>                           | From 0.1 Hz to 10 Hz, REFVSEL = {0}                                                                                               |     | 110   | 600  | μV    |
| V <sub>OS_BUF_INT</sub>                    | VREF ADC BUF_INT buffer offset <sup>(2)</sup>              | T <sub>A</sub> = 25°C, ADC ON, REFVSEL = {0}, REFON = 1, REFOUT = 0                                                               | –12 |       | +12  | mV    |
| V <sub>OS_BUF_EXT</sub>                    | VREF ADC BUF_EXT buffer offset <sup>(3)</sup>              | T <sub>A</sub> = 25°C, REFVSEL = {0}, REFOUT = 1, REFON = 1 or ADC ON                                                             | –12 |       | +12  | mV    |
| AV <sub>CC(min)</sub>                      | REFVSEL = {0} for 1.2 V                                    |                                                                                                                                   | 1.8 |       |      | V     |
|                                            | REFVSEL = {1} for 2.0 V                                    |                                                                                                                                   | 2.2 |       |      |       |
|                                            | REFVSEL = {2} for 2.5 V                                    |                                                                                                                                   | 2.7 |       |      |       |
| I <sub>REF+</sub>                          | Operating supply current into AVCC terminal <sup>(4)</sup> | REFON = 1                                                                                                                         | 3 V | 8     | 15   | μA    |
| I <sub>REF+_ADC_BUF</sub>                  | ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0,   | 3 V                                                                                                                               |     | 225   | 355  | μA    |
|                                            | ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0    | 3 V                                                                                                                               |     | 1030  | 1660 |       |
|                                            | ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2}, ADC12PWRMD = 1    | 3 V                                                                                                                               |     | 120   | 185  |       |
|                                            | ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2}, ADC12PWRMD = 1    | 3 V                                                                                                                               |     | 545   | 895  |       |
|                                            | ADC OFF, REFON=1, REFOUT=1, REFVSEL = {0, 1, 2}            | 3 V                                                                                                                               |     | 1085  | 1780 |       |
| I <sub>O(VREF+)</sub>                      | VREF maximum load current, VREF+ terminal                  | REFVSEL = {0, 1, 2}, AVCC = AVCC(min) for each reference level, REFON = REFOUT = 1                                                |     | –1000 | +10  | μA    |
| ΔV <sub>out</sub> /ΔI <sub>O</sub> (VREF+) | Load-current regulation, VREF+ terminal                    | REFVSEL = {0, 1, 2}, I <sub>O(VREF+)</sub> = +10 μA or –1000 μA, AVCC = AVCC(min) for each reference level, REFON = REFOUT = 1    |     |       | 2500 | μV/mA |
| C <sub>VREF+/-</sub>                       | Capacitance at VREF+ and VREF- terminals                   | REFON = REFOUT = 1                                                                                                                |     | 0     | 100  | pF    |
| TC <sub>REF+</sub>                         | Temperature coefficient of built-in reference              | REFVSEL = {0, 1, 2}, REFON = REFOUT = 1, T <sub>A</sub> = –40°C to 85°C <sup>(5)</sup>                                            |     | 18    | 50   | ppm/K |
| PSRR <sub>DC</sub>                         | Power supply rejection ratio (dc)                          | AV <sub>CC</sub> = AV <sub>CC(min)</sub> – AV <sub>CC(max)</sub> , T <sub>A</sub> = 25°C, REFVSEL = {0, 1, 2}, REFON = REFOUT = 1 |     | 120   | 400  | μV/V  |
| PSRR <sub>AC</sub>                         | Power supply rejection ratio (ac)                          | dAV <sub>CC</sub> = 0.1 V at 1 kHz                                                                                                |     | 3.0   |      | mV/V  |
| t <sub>SETTLE</sub>                        | Settling time of reference voltage <sup>(6)</sup>          | AV <sub>CC</sub> = AV <sub>CC(min)</sub> – AV <sub>CC(max)</sub> , REFVSEL = {0, 1, 2}, REFON = 0 → 1                             |     | 75    | 80   | μs    |

- (1) Internal reference noise affects ADC performance when ADC uses internal reference. Refer to the application report *Designing With the MSP430FR59xx and MSP430FR58xx ADC (SLAA624)* for details on optimizing ADC performance for your application with the choice of internal versus external reference.
- (2) Buffer offset affects ADC gain error and thus total unadjusted error.
- (3) Buffer offset affects ADC gain error and thus total unadjusted error.
- (4) The internal reference current is supplied through terminal AVCC.
- (5) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C)/(85°C – (–40°C)).
- (6) The condition is that the error in a conversion started after t<sub>REFON</sub> is less than ±0.5 LSB.

### 5.13.5.7 Comparator

**Table 5-35. Comparator\_E**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                   | TEST CONDITIONS                                                     | V <sub>CC</sub> | MIN  | TYP | MAX                | UNIT |
|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|-----------------|------|-----|--------------------|------|
| I <sub>AVCC_COMP</sub><br>Comparator operating supply current into AVCC, excludes reference resistor ladder | CEPWRMD = 00, CEON = 1, CERSx = 00 (fast)                           | 2.2 V, 3.0 V    |      | 11  | 20                 | μA   |
|                                                                                                             | CEPWRMD = 01, CEON = 1, CERSx = 00 (medium)                         |                 |      | 9   | 17                 |      |
|                                                                                                             | CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T <sub>A</sub> = 30°C    |                 |      |     | 0.5                |      |
|                                                                                                             | CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T <sub>A</sub> = 85°C    |                 |      |     | 1.3                |      |
| I <sub>AVCC_REF</sub><br>Quiescent current of resistor ladder into AVCC, including REF module current       | CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0, CEREFACC = 0         | 2.2 V, 3.0 V    |      | 12  | 15                 | μA   |
|                                                                                                             | CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0, CEREFACC = 1         |                 |      | 5   | 7                  |      |
| V <sub>REF</sub><br>Reference voltage level                                                                 | CERSx = 11, CEREFLx = 01, CEREFACC = 0                              | 1.8 V           | 1.17 | 1.2 | 1.23               | V    |
|                                                                                                             | CERSx = 11, CEREFLx = 10, CEREFACC = 0                              | 2.2 V           | 1.92 | 2.0 | 2.08               |      |
|                                                                                                             | CERSx = 11, CEREFLx = 11, CEREFACC = 0                              | 2.7 V           | 2.40 | 2.5 | 2.60               |      |
|                                                                                                             | CERSx = 11, CEREFLx = 01, CEREFACC = 1                              | 1.8 V           | 1.10 | 1.2 | 1.245              |      |
|                                                                                                             | CERSx = 11, CEREFLx = 10, CEREFACC = 1                              | 2.2 V           | 1.90 | 2.0 | 2.08               |      |
|                                                                                                             | CERSx = 11, CEREFLx = 11, CEREFACC = 1                              | 2.7 V           | 2.35 | 2.5 | 2.60               |      |
| V <sub>IC</sub><br>Common mode input range                                                                  |                                                                     |                 | 0    |     | V <sub>CC</sub> -1 | V    |
| V <sub>OFFSET</sub><br>Input offset voltage                                                                 | CEPWRMD = 00                                                        |                 | -32  |     | 32                 | mV   |
|                                                                                                             | CEPWRMD = 01                                                        |                 | -32  |     | 32                 |      |
|                                                                                                             | CEPWRMD = 10                                                        |                 | -30  |     | 30                 |      |
| C <sub>IN</sub><br>Input capacitance                                                                        | CEPWRMD = 00 or CEPWRMD = 01                                        |                 |      | 9   |                    | pF   |
|                                                                                                             | CEPWRMD = 10                                                        |                 |      | 9   |                    |      |
| R <sub>SIN</sub><br>Series input resistance                                                                 | ON - switch closed                                                  |                 |      | 1   | 3                  | kΩ   |
|                                                                                                             | OFF - switch open                                                   |                 | 50   |     |                    | MΩ   |
| t <sub>PD</sub><br>Propagation delay, response time                                                         | CEPWRMD = 00, CEF = 0, Overdrive ≥ 20 mV                            |                 |      | 260 | 330                | ns   |
|                                                                                                             | CEPWRMD = 01, CEF = 0, Overdrive ≥ 20 mV                            |                 |      | 350 | 460                |      |
|                                                                                                             | CEPWRMD = 10, CEF = 0, Overdrive ≥ 20 mV                            |                 |      |     | 15                 | μs   |
| t <sub>PD,filter</sub><br>Propagation delay with filter active                                              | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 00         |                 |      | 700 | 1000               | ns   |
|                                                                                                             | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 01         |                 |      | 1.0 | 1.8                | μs   |
|                                                                                                             | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 10         |                 |      | 2.0 | 3.5                |      |
|                                                                                                             | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 11         |                 |      | 4.0 | 7.0                |      |
| t <sub>EN_CMP</sub><br>Comparator enable time                                                               | CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 00 |                 |      | 0.9 | 1.5                | μs   |
|                                                                                                             | CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 01 |                 |      | 0.9 | 1.5                |      |
|                                                                                                             | CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 10 |                 |      | 15  | 100                |      |

## Comparator\_E (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                     | TEST CONDITIONS                                                                                                                                             | V <sub>CC</sub> | MIN                | TYP              | MAX                | UNIT |
|-----------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------------------|------------------|--------------------|------|
| t <sub>EN_CMP_VREF</sub><br>Comparator and reference ladder and reference voltage enable time | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 11, REFON = 0, Overdrive ≥ 20 mV, CEPWRMD = 00                                                 |                 |                    | 1                | 2                  | μs   |
|                                                                                               | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 11, REFON = 0, Overdrive ≥ 20 mV, CEPWRMD = 01                                                 |                 |                    | 1                | 2                  |      |
|                                                                                               | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 11, REFON = 0, Overdrive ≥ 20 mV, CEPWRMD = 10                                                 |                 |                    | 10               | 50                 |      |
|                                                                                               | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 10, REFON = 0, CEREF <sub>0</sub> = CEREF <sub>1</sub> = 0x0F, Overdrive ≥ 20 mV, CEPWRMD = 00 |                 |                    | 2                | 5                  |      |
|                                                                                               | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 10, REFON = 0, CEREF <sub>0</sub> = CEREF <sub>1</sub> = 0x0F, Overdrive ≥ 20 mV, CEPWRMD = 01 |                 |                    | 2                | 5                  |      |
|                                                                                               | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 10, REFON = 0, CEREF <sub>0</sub> = CEREF <sub>1</sub> = 0x0F, Overdrive ≥ 20 mV, CEPWRMD = 10 |                 |                    | 10               | 50                 |      |
| t <sub>EN_CMP_RL</sub><br>Comparator and reference ladder enable time                         | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 10, REFON = 1, CEREF <sub>0</sub> = CEREF <sub>1</sub> = 0x0F, Overdrive ≥ 20 mV, CEPWRMD = 00 |                 |                    | 1                | 2                  | μs   |
|                                                                                               | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 10, REFON = 1, CEREF <sub>0</sub> = CEREF <sub>1</sub> = 0x0F, Overdrive ≥ 20 mV, CEPWRMD = 01 |                 |                    | 1                | 2                  |      |
|                                                                                               | CEON = 0 → 1, CEREF <sub>FLX</sub> = 10, CERS <sub>x</sub> = 10, REFON = 1, CEREF <sub>0</sub> = CEREF <sub>1</sub> = 0x0F, Overdrive ≥ 20 mV, CEPWRMD = 10 |                 |                    | 10               | 50                 |      |
| V <sub>CE_REF</sub><br>Reference voltage for a given tap                                      | VIN = reference into resistor ladder, n = 0 to 31                                                                                                           |                 | VIN × (n+0.9) / 32 | VIN × (n+1) / 32 | VIN × (n+1.1) / 32 | V    |

### 5.13.5.8 FRAM Controller

**Table 5-36. FRAM**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                |                            | TEST CONDITIONS       | MIN              | TYP                                   | MAX | UNIT   |
|--------------------------|----------------------------|-----------------------|------------------|---------------------------------------|-----|--------|
| Read and write endurance |                            |                       | 10 <sup>15</sup> |                                       |     | cycles |
| t <sub>Retention</sub>   | Data retention duration    | T <sub>J</sub> = 25°C | 100              |                                       |     | years  |
|                          |                            | T <sub>J</sub> = 70°C | 40               |                                       |     |        |
|                          |                            | T <sub>J</sub> = 85°C | 10               |                                       |     |        |
| I <sub>WRITE</sub>       | Current to write into FRAM |                       |                  | I <sub>READ</sub> <sup>(1)</sup>      |     | nA     |
| I <sub>ERASE</sub>       | Erase current              |                       |                  | n/a <sup>(2)</sup>                    |     | nA     |
| t <sub>WRITE</sub>       | Write time                 |                       |                  | t <sub>READ</sub> <sup>(3)</sup>      |     | ns     |
| t <sub>READ</sub>        | Read time, NWAITSx=0       |                       |                  | 1/f <sub>SYSTEMS</sub> <sup>(4)</sup> |     | ns     |
|                          | Read time, NWAITSx=1       |                       |                  | 2/f <sub>SYSTEMS</sub> <sup>(4)</sup> |     | ns     |

(1) Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I<sub>READ</sub> is included in the active mode current consumption numbers I<sub>AM,FRAM</sub>.

(2) FRAM does not require a special erase sequence.

(3) Writing into FRAM is as fast as reading.

(4) The maximum read (and write) speed is specified by f<sub>SYSTEMS</sub> using the appropriate wait state settings (NWAITSx).

### 5.13.6 Emulation and Debug

**Table 5-37. JTAG and Spy-Bi-Wire Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                       |                                                                                                                         | TEST CONDITIONS | MIN  | TYP | MAX | UNIT |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----------------|------|-----|-----|------|
| I <sub>JTAG</sub>               | Supply current adder when JTAG active (but not clocked)                                                                 | 2.2 V, 3.0 V    |      | 40  | 100 | μA   |
| f <sub>SBW</sub>                | Spy-Bi-Wire input frequency                                                                                             | 2.2 V, 3.0 V    | 0    |     | 10  | MHz  |
| t <sub>SBW,Low</sub>            | Spy-Bi-Wire low clock pulse duration                                                                                    | 2.2 V, 3.0 V    | 0.04 |     | 15  | μs   |
| t <sub>SBW,En</sub>             | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) <sup>(1)</sup>                                    | 2.2 V, 3.0 V    |      |     | 110 | μs   |
| t <sub>SBW,Rst</sub>            | Spy-Bi-Wire return to normal operation time                                                                             |                 | 15   |     | 100 | μs   |
| f <sub>TCK</sub>                | TCK input frequency - 4-wire JTAG <sup>(2)</sup>                                                                        | 2.2 V           | 0    |     | 16  | MHz  |
|                                 |                                                                                                                         | 3.0 V           | 0    |     | 16  | MHz  |
| R <sub>internal</sub>           | Internal pulldown resistance on TEST                                                                                    | 2.2 V, 3.0 V    | 20   | 35  | 50  | kΩ   |
| f <sub>TCLK</sub>               | TCLK/MCLK frequency during JTAG access, no FRAM access (limited by f <sub>SYSTEM</sub> )                                |                 |      |     | 16  | MHz  |
| t <sub>TCLK,Low/High</sub>      | TCLK low or high clock pulse duration, no FRAM access                                                                   |                 |      |     | 25  | ns   |
| f <sub>TCLK,FRAM</sub>          | TCLK/MCLK frequency during JTAG access, including FRAM access (limited by f <sub>SYSTEM</sub> with no FRAM wait states) |                 |      |     | 4   | MHz  |
| t <sub>TCLK,FRAM,Low/High</sub> | TCLK low or high clock pulse duration, including FRAM accesses                                                          |                 |      |     | 100 | ns   |

(1) Tools accessing the Spy-Bi-Wire interface need to wait for the t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

(2) f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

## 6 Detailed Description

### 6.1 Overview

The Texas Instruments MSP430FR697x and MSP430FR692x families of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals. The architecture, combined with seven low-power modes is optimized to achieve extended battery life for example in portable measurement applications. The devices features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency.

The MSP430FR697x devices are microcontroller configurations with up to five 16-bit timers, Comparator, universal serial communication interfaces (eUSCI) supporting UART, SPI, and I<sup>2</sup>C, hardware multiplier, AES accelerator, DMA, real-time clock module with alarm capabilities, up to 83 I/O pins, an high-performance 12-bit analog-to-digital converter (ADC), and an LCD module with contrast control for displays with up to 320 segments (8-mux).

The MSP430FR692x devices are microcontroller configurations with up to five 16-bit timers, Comparator, universal serial communication interfaces (eUSCI) supporting UART, SPI, and I<sup>2</sup>C, hardware multiplier, AES accelerator, DMA, real-time clock module with alarm capabilities, up to 52 I/O pins, an high-performance 12-bit analog-to-digital converter (ADC), and an LCD module with contrast control for displays with up to 116 segments (4-mux).

### 6.2 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

## 6.3 Operating Modes

The MSP430 devices have one active mode and seven software selectable low-power modes of operation. An interrupt event can wake up the device from low-power modes LPM0 through LPM4, service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

**Table 6-1. Operating Modes**

| MODE                                                  | AM                  |                                           | LPM0                                | LPM1                | LPM2                | LPM3                     | LPM4                     | LPM3.5              | LPM4.5                      |                                 |
|-------------------------------------------------------|---------------------|-------------------------------------------|-------------------------------------|---------------------|---------------------|--------------------------|--------------------------|---------------------|-----------------------------|---------------------------------|
|                                                       | ACTIVE              | ACTIVE<br>,<br>FRAM<br>OFF <sup>(1)</sup> | CPU OFF <sup>(2)</sup>              | CPU OFF             | STANDBY             | STANDBY                  | OFF                      | RTC<br>ONLY         | SHUTDO<br>WN<br>WITH<br>SVS | SHUTDO<br>WN<br>WITHOU<br>T SVS |
| Maximum System Clock                                  | 16 MHz              |                                           | 16 MHz                              | 16 MHz              | 50 kHz              | 50 kHz                   | 0 <sup>(3)</sup>         | 50 kHz              | 0 <sup>(3)</sup>            |                                 |
| Typical Current Consumption,<br>T <sub>A</sub> = 25°C | 103<br>μA/MHz       | 65<br>μA/MHz                              | 75 μA at<br>1MHz                    | 40 μA at<br>1MHz    | 0.9 μA              | 0.4 μA                   | 0.3 μA                   | 0.35 μA             | 0.2 μA                      | 0.02 μA                         |
| Typical Wakeup Time                                   | N/A                 |                                           | instant.                            | 6 μs                | 6 μs                | 7 μs                     | 7 μs                     | 250 μs              | 250 μs                      | 1000 μs                         |
| Wakeup Events                                         | N/A                 |                                           | all                                 | all                 | LF<br>I/O<br>Comp   | LF<br>I/O<br>Comp        | I/O<br>Comp              | RTC<br>I/O          | I/O                         |                                 |
| CPU                                                   | on                  |                                           | off                                 | off                 | off                 | off                      | off                      | reset               | reset                       |                                 |
| FRAM                                                  | on                  | off <sup>(1)</sup>                        | standby (or<br>off <sup>(1)</sup> ) | off                 | off                 | off                      | off                      | off                 | off                         |                                 |
| High-Frequency<br>Peripherals                         | available           |                                           | available                           | available           | off                 | off                      | off                      | reset               | reset                       |                                 |
| Low-Frequency<br>Peripherals                          | available           |                                           | available                           | available           | available           | available <sup>(4)</sup> | off                      | RTC                 | reset                       |                                 |
| Unlocked<br>Peripherals <sup>(5)</sup>                | available           |                                           | available                           | available           | available           | available <sup>(4)</sup> | available <sup>(4)</sup> | reset               | reset                       |                                 |
| MCLK                                                  | on                  |                                           | off                                 | off                 | off                 | off                      | off                      | off                 | off                         |                                 |
| SMCLK                                                 | opt. <sup>(6)</sup> |                                           | opt. <sup>(6)</sup>                 | opt. <sup>(6)</sup> | off                 | off                      | off                      | off                 | off                         |                                 |
| ACLK                                                  | on                  |                                           | on                                  | on                  | on                  | on                       | off                      | off                 | off                         |                                 |
| Full Retention                                        | yes                 |                                           | yes                                 | yes                 | yes                 | yes <sup>(7)</sup>       | yes <sup>(7)</sup>       | no                  | no                          |                                 |
| SVS                                                   | always              |                                           | always                              | always              | opt. <sup>(8)</sup> | opt. <sup>(8)</sup>      | opt. <sup>(8)</sup>      | opt. <sup>(8)</sup> | on <sup>(9)</sup>           | off <sup>(10)</sup>             |
| Brownout                                              | always              |                                           | always                              | always              | always              | always                   | always                   | always              | always                      |                                 |

(1) FRAM disabled in FRAM controller

(2) Disabling the FRAM via the FRAM controller decreases the LPM current consumption, but the wake-up time can increase. If the wake-up is for FRAM access (for example, to fetch an interrupt vector), wake-up time is increased. If the wake-up is for a non-FRAM operation (for example, DMA transfer to RAM), wake-up time is not increased.

(3) All clocks disabled

(4) See [Section 6.3.1](#), which describes the use of peripherals in LPM3 and LPM4.

(5) "Unlocked peripherals" are peripherals that do not require a clock source to operate; for example, the comparator and REF, or the eUSCI when operated as an SPI slave.

(6) Controlled by SMCLKOFF

(7) Using the RAM Controller, the RAM can be completely powered down to save leakage; however, all data is lost.

(8) Activated SVS (SVSHE = 1) results in higher current consumption. SVS not included in typical current consumption.

(9) SVSHE = 1

(10) SVSHE = 0

### 6.3.1 Peripherals in LPM3 and LPM4

Most peripherals can be activated to be operational in LPM3 if clocked by ACLK. Some modules are even operational in LPM4 because they do not require a clock to operate (for example, the comparator). Activating a peripheral in LPM3 or LPM4 increases the current consumption due to its active supply current contribution but also due to an additional idle current. To limit the idle current adder certain peripherals are group together. To achieve optimal current consumption try to use modules within one group and to limit the number of groups with active modules. The grouping is shown in [Table 6-2](#). Modules not listed there are either already included in the standard LPM3 current consumption specifications or cannot be used in LPM3 or LPM4.

The idle current adder is very small at room temperature (25°C) but increases at high temperatures (85°C). Refer to the  $I_{IDLE}$  current parameters in [Section 5.7](#) for details.

**Table 6-2. Peripheral Groups**

| GROUP A    | GROUP B   | GROUP C   | GROUP D   |
|------------|-----------|-----------|-----------|
| Timer TA0  | Timer TA1 | Timer TA2 | Timer TA3 |
| Comparator |           | Timer B0  | LCD_C     |
| ADC12_B    |           | eUSCI_A0  | eUSCI_A1  |
| REF_A      |           | eUSCI_B0  |           |
|            |           | eUSCI_B1  |           |

## 6.4 Interrupt Vector Table and Signatures

The interrupt vectors, the power-up start address, and signatures are located in the address range 0FFFFh to 0FF80h. [Table 6-3](#) summarizes the content of this address range.

The power-up start address or reset vector is located at 0FFFFh to 0FFFEh. It contains the 16-bit address pointing to the start address of the application program.

The interrupt vectors start at 0FFFDh extending to lower addresses. Each vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

The vectors programmed into the address range from 0FFFFh to 0FFE0h are used as BSL password (if enabled by the corresponding signature)

The signatures are located at 0FF80h extending to higher addresses. Signatures are evaluated during device start-up. Starting from address 0FF88h extending to higher addresses a JTAG password can be programmed. The password can extend into the interrupt vector locations using the interrupt vector addresses as additional bits for the password.

Refer to the chapter "System Resets, Interrupts, and Operating Modes, System Control Module (SYS)" in the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide* ([SLAU367](#)) for details.

**Table 6-3. Interrupt Sources, Flags, Vectors, and Signatures**

| INTERRUPT SOURCE                                                                                                                                                                                                                                                                                            | INTERRUPT FLAG                                                                                                                                                                                           | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------|----------|
| <b>System Reset</b><br>Power-Up, Brownout, Supply Supervisor<br>External Reset $\overline{\text{RST}}$<br>Watchdog Time-out (Watchdog mode)<br>WDT, FRCTL MPU, CS, PMM Password Violation<br>FRAM uncorrectable bit error detection<br>MPU segment violation<br>FRAM access time error<br>Software POR, BOR | SVSHIFG<br>PMMRSTIFG<br>WDTIFG<br>WDTPW, FRCTLPW, MPUPW, CSPW, PMMPW<br>UBDIFG<br>MPUSEGIIFG, MPUSEG1IFG, MPUSEG2IFG,<br>MPUSEG3IFG<br>ACCTEIFG<br>PMMPORIFG, PMMBORIFG<br>(SYSRSTIV) <sup>(1) (2)</sup> | Reset            | 0FFFEh       | highest  |
| <b>System NMI</b><br>Vacant Memory Access<br>JTAG Mailbox<br>FRAM bit error detection<br>MPU segment violation                                                                                                                                                                                              | VMAIFG<br>JMBNIFG, JMBOUTIFG<br>CBDIFG, UBDIFG<br>MPUSEGIIFG, MPUSEG1IFG, MPUSEG2IFG,<br>MPUSEG3IFG<br>(SYSSNIV) <sup>(1) (3)</sup>                                                                      | (Non)maskable    | 0FFFCh       |          |
| <b>User NMI</b><br>External NMI<br>Oscillator Fault                                                                                                                                                                                                                                                         | NMIIIFG, OFIFG<br>(SYSUNIV) <sup>(1) (3)</sup>                                                                                                                                                           | (Non)maskable    | 0FFFAh       |          |
| Comparator_E                                                                                                                                                                                                                                                                                                | Comparator_E interrupt flags (CEIV) <sup>(1)</sup>                                                                                                                                                       | Maskable         | 0FFF8h       |          |
| Timer_B TB0                                                                                                                                                                                                                                                                                                 | TB0CCR0.CCIFG                                                                                                                                                                                            | Maskable         | 0FFF6h       |          |
| Timer_B TB0                                                                                                                                                                                                                                                                                                 | TB0CCR1.CCIFG to TB0CCR6.CCIFG,<br>TB0CTL.TBIFG<br>(TB0IV) <sup>(1)</sup>                                                                                                                                | Maskable         | 0FFF4h       |          |
| Watchdog Timer (Interval Timer Mode)                                                                                                                                                                                                                                                                        | WDTIFG                                                                                                                                                                                                   | Maskable         | 0FFF2h       |          |
| Reserved                                                                                                                                                                                                                                                                                                    | Reserved                                                                                                                                                                                                 | Maskable         | 0FFF0h       |          |

(1) Multiple source flags

(2) A reset is generated if the CPU tries to fetch instructions from within peripheral space

(3) (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

**Table 6-3. Interrupt Sources, Flags, Vectors, and Signatures (continued)**

| INTERRUPT SOURCE              | INTERRUPT FLAG                                                                                                                                                                                                                                           | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------|----------|
| eUSCI_A0 Receive or Transmit  | UCA0IFG: UCRXIFG, UCTXIFG (SPI mode)<br>UCA0IFG: UCSTTIFG, UCTXCPITIFG, UCRXIFG,<br>UCTXIFG (UART mode)<br>(UCA0IV) <sup>(1)</sup>                                                                                                                       | Maskable         | 0FFEEh       |          |
| eUSCI_B0 Receive or Transmit  | UCB0IFG: UCRXIFG, UCTXIFG (SPI mode)<br>UCB0IFG: UCALIFG, UCNACKIFG, UCSTTIFG,<br>UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1,<br>UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3,<br>UCTXIFG3, UCCNTIFG, UCBIT9IFG (I <sup>2</sup> C mode)<br>(UCB0IV) <sup>(1)</sup> | Maskable         | 0FFECCh      |          |
| ADC12_B                       | ADC12IFG0 to ADC12IFG31<br>ADC12LOIFG, ADC12INIFG, ADC12HIIFG,<br>ADC12RDYIFG, ADC12OVIFG, ADC12TOVIFG<br>(ADC12IV) <sup>(1)</sup>                                                                                                                       | Maskable         | 0FFEAh       |          |
| Timer_A TA0                   | TA0CCR0.CCIFG                                                                                                                                                                                                                                            | Maskable         | 0FFE8h       |          |
| Timer_A TA0                   | TA0CCR1.CCIFG to TA0CCR2.CCIFG,<br>TA0CTL.TAIFG<br>(TA0IV) <sup>(1)</sup>                                                                                                                                                                                | Maskable         | 0FFE6h       |          |
| eUSCI_A1 Receive or Transmit  | UCA1IFG: UCRXIFG, UCTXIFG (SPI mode)<br>UCA1IFG: UCSTTIFG, UCTXCPITIFG, UCRXIFG,<br>UCTXIFG (UART mode)<br>(UCA1IV) <sup>(1)</sup>                                                                                                                       | Maskable         | 0FFE4h       |          |
| eUSCI_B1 Receive or Transmit) | UCB1IFG: UCRXIFG, UCTXIFG (SPI mode)<br>UCB1IFG: UCALIFG, UCNACKIFG, UCSTTIFG,<br>UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1,<br>UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3,<br>UCTXIFG3, UCCNTIFG, UCBIT9IFG (I <sup>2</sup> C mode)<br>(UCB1IV) <sup>(1)</sup> | Maskable         | 0FFE2h       |          |
| DMA                           | DMA0CTL.DMAIFG, DMA1CTL.DMAIFG,<br>DMA2CTL.DMAIFG<br>(DMAIV) <sup>(1)</sup>                                                                                                                                                                              | Maskable         | 0FFE0h       |          |
| Timer_A TA1                   | TA1CCR0.CCIFG                                                                                                                                                                                                                                            | Maskable         | 0FFDEh       |          |
| Timer_A TA1                   | TA1CCR1.CCIFG to TA1CCR2.CCIFG,<br>TA1CTL.TAIFG<br>(TA1IV) <sup>(1)</sup>                                                                                                                                                                                | Maskable         | 0FFDCh       |          |
| I/O Port P1                   | P1IFG.0 to P1IFG.7<br>(P1IV) <sup>(1)</sup>                                                                                                                                                                                                              | Maskable         | 0FFDAh       |          |
| Timer_A TA2                   | TA2CCR0.CCIFG                                                                                                                                                                                                                                            | Maskable         | 0FFD8h       |          |
| Timer_A TA2                   | TA2CCR1.CCIFG<br>TA2CTL.TAIFG<br>(TA2IV) <sup>(1)</sup>                                                                                                                                                                                                  | Maskable         | 0FFD6h       |          |
| I/O Port P2                   | P2IFG.0 to P2IFG.7<br>(P2IV) <sup>(1)</sup>                                                                                                                                                                                                              | Maskable         | 0FFD4h       |          |
| Timer_A TA3                   | TA3CCR0.CCIFG                                                                                                                                                                                                                                            | Maskable         | 0FFD2h       |          |
| Timer_A TA3                   | TA3CCR1.CCIFG<br>TA3CTL.TAIFG<br>(TA3IV) <sup>(1)</sup>                                                                                                                                                                                                  | Maskable         | 0FFD0h       |          |
| I/O Port P3                   | P3IFG.0 to P3IFG.7<br>(P3IV) <sup>(1)</sup>                                                                                                                                                                                                              | Maskable         | 0FFCEh       |          |
| I/O Port P4                   | P4IFG.0 to P4IFG.7<br>(P4IV) <sup>(1)</sup>                                                                                                                                                                                                              | Maskable         | 0FFCCh       |          |
| LCD_C                         | LCD_C Interrupt Flags (LCD CIV) <sup>(1)</sup>                                                                                                                                                                                                           | Maskable         | 0FFCAh       |          |
| RTC_C                         | RTCRDYIFG, RTCTEVIFG, RTCAIFG,<br>RT0PSIFG, RT1PSIFG, RTCOFIFG<br>(RTCIV) <sup>(1)</sup>                                                                                                                                                                 | Maskable         | 0FFC8h       |          |
| AES                           | AESRDYIFG                                                                                                                                                                                                                                                | Maskable         | 0FFC6h       | lowest   |

**Table 6-3. Interrupt Sources, Flags, Vectors, and Signatures (continued)**

| INTERRUPT SOURCE          | INTERRUPT FLAG                                 | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|---------------------------|------------------------------------------------|------------------|--------------|----------|
| Reserved                  | Reserved <sup>(4)</sup>                        |                  | 0FFC4h       |          |
|                           |                                                |                  | ⋮            |          |
|                           |                                                |                  | 0FF8Ch       |          |
| Signatures <sup>(5)</sup> | IP Encapsulation Signature2 <sup>(4)</sup>     |                  | 0FF8Ah       |          |
|                           | IP Encapsulation Signature1 <sup>(4) (6)</sup> |                  | 0FF88h       |          |
|                           | BSL Signature2                                 |                  | 0FF86h       |          |
|                           | BSL Signature1                                 |                  | 0FF84h       |          |
|                           | JTAG Signature2                                |                  | 0FF82h       |          |
|                           | JTAG Signature1                                |                  | 0FF80h       |          |

(4) May contain a JTAG password required to enable JTAG access to the device.

(5) Signatures are evaluated during device start-up. See the "System Resets, Interrupts, and Operating Modes, System Control Module (SYS)" chapter in the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide* ([SLAU367](#)) for details.

(6) Must not contain 0AAAAh if used as JTAG password and IP encapsulation functionality is not desired.

## 6.5 Bootstrap Loader (BSL)

The BSL enables programming of the FRAM or RAM using a UART serial interface (FRxxxx devices) or an I<sup>2</sup>C interface (FRxxxx1 devices). Access to the device memory via the BSL is protected by a user-defined password. Use of the BSL requires four pins as shown in [Table 6-4](#). BSL entry requires a specific entry sequence on the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  and TEST/SBWTCCK pins. For complete description of the features of the BSL and its implementation, see the *MSP430 Memory Programming User's Guide* ([SLAU265](#)).

**Table 6-4. BSL Pin Requirements and Functions**

| DEVICE SIGNAL                                     | BSL FUNCTION                                       |
|---------------------------------------------------|----------------------------------------------------|
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | Entry sequence signal                              |
| TEST/SBWTCCK                                      | Entry sequence signal                              |
| P2.0                                              | Devices with UART BSL (FRxxxx): Data transmit      |
| P2.1                                              | Devices with UART BSL (FRxxxx): Data receive       |
| P1.6                                              | Devices with I <sup>2</sup> C BSL (FRxxxx1): Data  |
| P1.7                                              | Devices with I <sup>2</sup> C BSL (FRxxxx1): Clock |
| VCC                                               | Power supply                                       |
| VSS                                               | Ground supply                                      |

## 6.6 JTAG Operation

### 6.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCCK pin is used to enable the JTAG signals. In addition to these signals, the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in [Table 6-5](#). For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* ([SLAU278](#)).

**Table 6-5. JTAG Pin Requirements and Functions**

| DEVICE SIGNAL                                     | DIRECTION | FUNCTION                    |
|---------------------------------------------------|-----------|-----------------------------|
| PJ.3/TCK                                          | IN        | JTAG clock input            |
| PJ.2/TMS                                          | IN        | JTAG state control          |
| PJ.1/TDI/TCLK                                     | IN        | JTAG data input, TCLK input |
| PJ.0/TDO                                          | OUT       | JTAG data output            |
| TEST/SBWTCCK                                      | IN        | Enable JTAG pins            |
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | IN        | External reset              |
| VCC                                               |           | Power supply                |
| VSS                                               |           | Ground supply               |

### 6.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in [Table 6-6](#). For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* ([SLAU278](#)).

**Table 6-6. Spy-Bi-Wire Pin Requirements and Functions**

| DEVICE SIGNAL  | DIRECTION | FUNCTION                      |
|----------------|-----------|-------------------------------|
| TEST/SBWTCK    | IN        | Spy-Bi-Wire clock input       |
| RST/NMI/SBWDIO | IN, OUT   | Spy-Bi-Wire data input/output |
| VCC            |           | Power supply                  |
| VSS            |           | Ground supply                 |

## 6.7 FRAM

The FRAM can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM include:

- Ultra-low-power ultra-fast write nonvolatile memory
- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

### NOTE

#### Wait States

For MCLK frequencies > 8 MHz, wait states must be configured following the flow described in the "FRAM Controller (FRCTRL)" chapter, section "Wait State Control" of the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide* ([SLAU367](#)).

For important software design information regarding FRAM including but not limited to partitioning the memory layout according to application-specific code, constant, and data space requirements, the use of FRAM to optimize application energy consumption, and the use of the memory protection unit (MPU) to maximize application robustness by protecting the program code against unintended write accesses, see the application report *MSP430™ FRAM Technology – How To and Best Practices* ([SLAA628](#)).

## 6.8 RAM

The RAM is made up of one sector. The sector can be completely powered down in LPM3 and LPM4 to save leakage; however, all data is lost during shutdown.

## 6.9 Tiny RAM

The Tiny RAM can be used to hold data or a very small stack if the complete RAM is powered down in LPM3 and LPM4.

## 6.10 Memory Protection Unit Including IP Encapsulation

The FRAM can be protected from inadvertent CPU execution, read or write access by the MPU. Features of the MPU include:

- IP Encapsulation with programmable boundaries (prevents reads from "outside" like JTAG or non-IP software) in steps of 1KB.
- Main memory partitioning programmable up to three segments in steps of 1KB.
- The access rights of each segment (main and information memory) can be individually selected.
- Access violation flags with interrupt capability for easy servicing of access violations.

## 6.11 Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide* ([SLAU367](#)).

### 6.11.1 Digital I/O

Up to eleven 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wakeup input capability is available for all pins of ports P1, P2, P3, and P4.
- Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.
- Capacitive Touch functionality is supported on all pins of ports P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, and PJ.
- No cross-currents during start-up.

#### NOTE

##### Configuration of Digital I/Os After BOR Reset

To prevent any cross-currents during start-up of the device all port pins are high-impedance with Schmitt triggers and their module functions disabled. To enable the I/O functionality after a BOR reset the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details refer to the "Digital I/O" chapter, section "Configuration After Reset" in the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, MSP430FR69xx Family User's Guide* ([SLAU367](#)).

### 6.11.2 Oscillator and Clock System (CS)

The clock system includes support for a 32-kHz watch crystal oscillator XT1 (LF), an internal very-low-power low-frequency oscillator (VLO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator XT2 (HF). The clock system module is designed to meet the requirements of both low system cost and low power consumption. A fail-safe mechanism exists for all crystal sources. The clock system module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external low frequency (<50 kHz) clock source.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced from a high-frequency crystal (HFXT2), the internal digitally-controlled oscillator DCO, a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external clock source.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to MCLK.

### 6.11.3 Power Management Module (PMM)

The primary functions of the PMM are:

- Supply regulated voltages to the core logic
- Supervise voltages that are connected to the device (at DVCC pins)
- Give reset signals to the device during power-on and power-off

### 6.11.4 Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

### 6.11.5 Real-Time Clock (RTC\_C)

The RTC\_C module contains an integrated real-time clock (RTC) with the following features implemented:

- Calendar mode with leap year correction.
- General-purpose counter mode.

The internal calendar compensates months with less than 31 days and includes leap year correction. The RTC\_C also supports flexible alarm functions and offset-calibration hardware. RTC operation is available in LPM3.5 modes to minimize power consumption.

### 6.11.6 Watchdog Timer (WDT\_A)

The primary function of the WDT\_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

#### NOTE

In watchdog mode the watchdog timer WDT prevents entry into LPM3.5 or LPM4.5 because this would deactivate the watchdog.

Table 6-7. WDT\_A Clocks

| WDTSELx | Normal Operation<br>(watchdog and interval timer mode) |
|---------|--------------------------------------------------------|
| 00      | SMCLK                                                  |
| 01      | ACLK                                                   |
| 10      | VLOCLK                                                 |
| 11      | LFMODCLK                                               |

### 6.11.7 System Module (SYS)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.

Table 6-8. System Module Interrupt Vector Registers

| INTERRUPT VECTOR REGISTER | ADDRESS | INTERRUPT EVENT                           | VALUE | PRIORITY |
|---------------------------|---------|-------------------------------------------|-------|----------|
| SYSRSTIV, System Reset    | 019Eh   | No interrupt pending                      | 00h   |          |
|                           |         | Brownout (BOR)                            | 02h   | Highest  |
|                           |         | RSTIFG $\overline{\text{RST}}$ /NMI (BOR) | 04h   |          |
|                           |         | PMMSWBOR software BOR (BOR)               | 06h   |          |
|                           |         | LPMx.5 wakeup (BOR)                       | 08h   |          |
|                           |         | Security violation (BOR)                  | 0Ah   |          |
|                           |         | Reserved                                  | 0Ch   |          |

**Table 6-8. System Module Interrupt Vector Registers (continued)**

| INTERRUPT VECTOR REGISTER  | ADDRESS | INTERRUPT EVENT                                           | VALUE      | PRIORITY |
|----------------------------|---------|-----------------------------------------------------------|------------|----------|
|                            |         | SVSHIFG SVSH event (BOR)                                  | 0Eh        |          |
|                            |         | Reserved                                                  | 10h        |          |
|                            |         | Reserved                                                  | 12h        |          |
|                            |         | PMMSWPOR software POR (POR)                               | 14h        |          |
|                            |         | WDTIFG watchdog time-out (PUC)                            | 16h        |          |
|                            |         | WDTPW password violation (PUC)                            | 18h        |          |
|                            |         | FRCTLPW password violation (PUC)                          | 1Ah        |          |
|                            |         | Uncorrectable FRAM bit error detection (PUC)              | 1Ch        |          |
|                            |         | Peripheral area fetch (PUC)                               | 1Eh        |          |
|                            |         | PMMPW PMM password violation (PUC)                        | 20h        |          |
|                            |         | MPUPW MPU password violation (PUC)                        | 22h        |          |
|                            |         | CSPW CS password violation (PUC)                          | 24h        |          |
|                            |         | MPUSEGPIFG encapsulated IP memory segment violation (PUC) | 26h        |          |
|                            |         | MPUSEGIIFG information memory segment violation (PUC)     | 28h        |          |
|                            |         | MPUSEG1IFG segment 1 memory violation (PUC)               | 2Ah        |          |
|                            |         | MPUSEG2IFG segment 2 memory violation (PUC)               | 2Ch        |          |
|                            |         | MPUSEG3IFG segment 3 memory violation (PUC)               | 2Eh        |          |
|                            |         | ACCTEIFG access time error (PUC) <sup>(1)</sup>           | 30h        |          |
|                            |         | Reserved                                                  | 32h to 3Eh | Lowest   |
| <b>SYSSNIV, System NMI</b> | 019Ch   | No interrupt pending                                      | 00h        |          |
|                            |         | Reserved                                                  | 02h        | Highest  |
|                            |         | Uncorrectable FRAM bit error detection                    | 04h        |          |
|                            |         | Reserved                                                  | 06h        |          |
|                            |         | MPUSEGPIFG encapsulated IP memory segment violation       | 08h        |          |
|                            |         | MPUSEGIIFG information memory segment violation           | 0Ah        |          |
|                            |         | MPUSEG1IFG segment 1 memory violation                     | 0Ch        |          |
|                            |         | MPUSEG2IFG segment 2 memory violation                     | 0Eh        |          |
|                            |         | MPUSEG3IFG segment 3 memory violation                     | 10h        |          |
|                            |         | VMAIFG Vacant memory access                               | 12h        |          |
|                            |         | JMBINIFG JTAG mailbox input                               | 14h        |          |
|                            |         | JMBOUTIFG JTAG mailbox output                             | 16h        |          |
|                            |         | Correctable FRAM bit error detection                      | 18h        |          |
|                            |         | Reserved                                                  | 1Ah to 1Eh | Lowest   |
| <b>SYSUNIV, User NMI</b>   | 019Ah   | No interrupt pending                                      | 00h        |          |
|                            |         | NMIFG NMI pin                                             | 02h        | Highest  |
|                            |         | OFIFG oscillator fault                                    | 04h        |          |
|                            |         | Reserved                                                  | 06h        |          |
|                            |         | Reserved                                                  | 08h        |          |
|                            |         | Reserved                                                  | 0Ah to 1Eh | Lowest   |

(1) Indicates incorrect wait state settings.

### 6.11.8 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10\_B conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

**Table 6-9. DMA Trigger Assignments<sup>(1)</sup>**

| Trigger | Channel 0                                        | Channel 1                                        | Channel 2                                        |
|---------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|
| 0       | DMAREQ                                           | DMAREQ                                           | DMAREQ                                           |
| 1       | TA0CCR0 CCIFG                                    | TA0CCR0 CCIFG                                    | TA0CCR0 CCIFG                                    |
| 2       | TA0CCR2 CCIFG                                    | TA0CCR2 CCIFG                                    | TA0CCR2 CCIFG                                    |
| 3       | TA1CCR0 CCIFG                                    | TA1CCR0 CCIFG                                    | TA1CCR0 CCIFG                                    |
| 4       | TA1CCR2 CCIFG                                    | TA1CCR2 CCIFG                                    | TA1CCR2 CCIFG                                    |
| 5       | TA2 CCR0 CCIFG                                   | TA2 CCR0 CCIFG                                   | TA2 CCR0 CCIFG                                   |
| 6       | TA3 CCR0 CCIFG                                   | TA3 CCR0 CCIFG                                   | TA3 CCR0 CCIFG                                   |
| 7       | TB0CCR0 CCIFG                                    | TB0CCR0 CCIFG                                    | TB0CCR0 CCIFG                                    |
| 8       | TB0CCR2 CCIFG                                    | TB0CCR2 CCIFG                                    | TB0CCR2 CCIFG                                    |
| 9       | Reserved                                         | Reserved                                         | Reserved                                         |
| 10      | Reserved                                         | Reserved                                         | Reserved                                         |
| 11      | AES Trigger 0                                    | AES Trigger 0                                    | AES Trigger 0                                    |
| 12      | AES Trigger 1                                    | AES Trigger 1                                    | AES Trigger 1                                    |
| 13      | AES Trigger 2                                    | AES Trigger 2                                    | AES Trigger 2                                    |
| 14      | UCA0RXIFG                                        | UCA0RXIFG                                        | UCA0RXIFG                                        |
| 15      | UCA0TXIFG                                        | UCA0TXIFG                                        | UCA0TXIFG                                        |
| 16      | UCA1RXIFG                                        | UCA1RXIFG                                        | UCA1RXIFG                                        |
| 17      | UCA1TXIFG                                        | UCA1TXIFG                                        | UCA1TXIFG                                        |
| 18      | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) |
| 19      | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) |
| 20      | UCB0RXIFG1 (I <sup>2</sup> C)                    | UCB0RXIFG1 (I <sup>2</sup> C)                    | UCB0RXIFG1 (I <sup>2</sup> C)                    |
| 21      | UCB0TXIFG1 (I <sup>2</sup> C)                    | UCB0TXIFG1 (I <sup>2</sup> C)                    | UCB0TXIFG1 (I <sup>2</sup> C)                    |
| 22      | UCB0RXIFG2 (I <sup>2</sup> C)                    | UCB0RXIFG2 (I <sup>2</sup> C)                    | UCB0RXIFG2 (I <sup>2</sup> C)                    |
| 23      | UCB0TXIFG2 (I <sup>2</sup> C)                    | UCB0TXIFG2 (I <sup>2</sup> C)                    | UCB0TXIFG2 (I <sup>2</sup> C)                    |
| 24      | UCB1RXIFG (SPI)<br>UCB1RXIFG0 (I <sup>2</sup> C) | UCB1RXIFG (SPI)<br>UCB1RXIFG0 (I <sup>2</sup> C) | UCB1RXIFG (SPI)<br>UCB1RXIFG0 (I <sup>2</sup> C) |
| 25      | UCB1TXIFG (SPI)<br>UCB1TXIFG0 (I <sup>2</sup> C) | UCB1TXIFG (SPI)<br>UCB1TXIFG0 (I <sup>2</sup> C) | UCB1TXIFG (SPI)<br>UCB1TXIFG0 (I <sup>2</sup> C) |
| 26      | ADC12 end of conversion                          | ADC12 end of conversion                          | ADC12 end of conversion                          |
| 27      | Reserved                                         | Reserved                                         | Reserved                                         |
| 28      | Reserved                                         | Reserved                                         | Reserved                                         |
| 29      | MPY ready                                        | MPY ready                                        | MPY ready                                        |
| 30      | DMA2IFG                                          | DMA0IFG                                          | DMA1IFG                                          |
| 31      | DMAE0                                            | DMAE0                                            | DMAE0                                            |

(1) If a reserved trigger source is selected, no trigger is generated.

### 6.11.9 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I<sup>2</sup>C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA.

The eUSCI\_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, and IrDA.

The eUSCI\_Bn module provides support for SPI (3 pin or 4 pin) and I<sup>2</sup>C.

Two eUSCI\_A modules and one or two eUSCI\_B module are implemented.

#### 6.11.10 Timer\_A TA0, Timer\_A TA1

TA0 and TA1 are 16-bit timers/counters (Timer\_A type) with three capture/compare registers each. Each timer can support multiple capture/compares, PWM outputs, and interval timing. TA0 and TA1 have extensive interrupt capabilities. Interrupts can be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 6-10. Timer\_A TA0 Signal Connections**

| INPUT PORT PIN               | DEVICE INPUT SIGNAL        | MODULE INPUT SIGNAL | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PORT PIN                     |
|------------------------------|----------------------------|---------------------|--------------|----------------------|----------------------|-------------------------------------|
| P1.2 or P6.7 or P7.0         | TA0CLK                     | TACLK               | Timer        | N/A                  | N/A                  |                                     |
|                              | ACLK (internal)            | ACLK                |              |                      |                      |                                     |
|                              | SMCLK (internal)           | SMCLK               |              |                      |                      |                                     |
| P1.2 or P6.7 or P7.0         | $\overline{\text{TA0CLK}}$ | INCLK               |              |                      |                      |                                     |
| P1.5                         | TA0.0                      | CCI0A               | CCR0         | TA0                  | TA0.0                | P1.5                                |
| P7.1 or P10.1                | TA0.0                      | CCI0B               |              |                      |                      | P7.1                                |
|                              | DV <sub>SS</sub>           | GND                 |              |                      |                      | P10.1                               |
|                              | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P1.0 or P1.6 or P7.2 or P7.6 | TA0.1                      | CCI1A               | CCR1         | TA1                  | TA0.1                | P1.0                                |
|                              | COUT (internal)            | CCI1B               |              |                      |                      | P1.6                                |
|                              |                            |                     |              |                      |                      | P7.2                                |
|                              |                            |                     |              |                      |                      | P7.6                                |
|                              | DV <sub>SS</sub>           | GND                 | CCR2         | TA2                  | TA0.2                | ADC12 (internal)<br>ADC12SHSx = {1} |
|                              | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P1.1 or P1.7 or P7.3 or P7.5 | TA0.2                      | CCI2A               |              |                      |                      | P1.1                                |
|                              | ACLK (internal)            | CCI2B               |              |                      |                      | P1.7                                |
|                              | DV <sub>SS</sub>           | GND                 |              |                      |                      | P7.3                                |
|                              | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      | P7.5                                |

**Table 6-11. Timer\_A TA1 Signal Connections**

| INPUT PORT PIN               | DEVICE INPUT SIGNAL         | MODULE INPUT SIGNAL | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PORT PIN                     |
|------------------------------|-----------------------------|---------------------|--------------|----------------------|----------------------|-------------------------------------|
| P1.1 or P4.4 or P5.2         | TA1CLK                      | TACLK               | Timer        | N/A                  | N/A                  |                                     |
|                              | ACLK (internal)             | ACLK                |              |                      |                      |                                     |
|                              | SMCLK (internal)            | SMCLK               |              |                      |                      |                                     |
| P1.1 or P4.4 or P5.2         | $\overline{\text{TA1CLK}}$  | INCLK               |              |                      |                      |                                     |
| P1.4 or P4.5                 | TA1.0                       | CCI0A               | CCR0         | TA0                  | TA1.0                | P1.4                                |
| P5.2 or P10.2                | TA1.0                       | CCI0B               |              |                      |                      | P4.5                                |
|                              | DV <sub>SS</sub>            | GND                 |              |                      |                      | P5.2                                |
|                              | DV <sub>CC</sub>            | V <sub>CC</sub>     |              |                      |                      | P10.2                               |
| P1.2 or P3.3 or P4.6 or P5.0 | TA1.1                       | CCI1A               | CCR1         | TA1                  | TA1.1                | P1.2                                |
|                              | COU <sub>T</sub> (internal) | CCI1B               |              |                      |                      | P4.6                                |
|                              | DV <sub>SS</sub>            | GND                 |              |                      |                      | P3.3                                |
|                              | DV <sub>CC</sub>            | V <sub>CC</sub>     |              |                      |                      | P5.0                                |
|                              |                             |                     |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {4} |
| P1.3 or P4.7 or P5.1 or P7.7 | TA1.2                       | CCI2A               | CCR2         | TA2                  | TA1.2                | P1.3                                |
|                              | ACLK (internal)             | CCI2B               |              |                      |                      | P4.7                                |
|                              | DV <sub>SS</sub>            | GND                 |              |                      |                      | P5.1                                |
|                              | DV <sub>CC</sub>            | V <sub>CC</sub>     |              |                      |                      | P7.7                                |

### 6.11.11 Timer\_A TA2

TA2 is a 16-bit timer/counter (Timer\_A type) with two capture/compare registers each and with internal connections only. The timer can support multiple capture/compares, PWM outputs, and interval timing. TA2 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 6-12. Timer\_A TA2 Signal Connections**

| DEVICE INPUT SIGNAL                   | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL                |
|---------------------------------------|-------------------|--------------|----------------------|-------------------------------------|
| COU <sub>T</sub> (internal)           | TACLK             | Timer        | N/A                  |                                     |
| ACLK (internal)                       | ACLK              |              |                      |                                     |
| SMCLK (internal)                      | SMCLK             |              |                      |                                     |
| from Capacitive Touch IO 0 (internal) | INCLK             |              |                      |                                     |
| TA3 CCR0 output (internal)            | CCI0A             | CCR0         | TA0                  | TA3 CCI0A input                     |
| ACLK (internal)                       | CCI0B             |              |                      |                                     |
| DV <sub>SS</sub>                      | GND               |              |                      |                                     |
| DV <sub>CC</sub>                      | V <sub>CC</sub>   |              |                      |                                     |
| from Capacitive Touch IO 0 (internal) | CCI1A             | CCR1         | TA1                  | ADC12 (internal)<br>ADC12SHSx = {5} |
| COU <sub>T</sub> (internal)           | CCI1B             |              |                      |                                     |
| DV <sub>SS</sub>                      | GND               |              |                      |                                     |
| DV <sub>CC</sub>                      | V <sub>CC</sub>   |              |                      |                                     |

### 6.11.12 Timer\_A TA3

TA3 is a 16-bit timer/counter (Timer\_A type) with five capture/compare registers each and with internal connections only. The timer can support multiple capture/compares, PWM outputs, and interval timing. TA3 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 6-13. Timer\_A TA3 Signal Connections**

| DEVICE INPUT SIGNAL                   | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL                |
|---------------------------------------|-------------------|--------------|----------------------|-------------------------------------|
| COUT (internal)                       | TACLK             | Timer        | N/A                  |                                     |
| ACLK (internal)                       | ACLK              |              |                      |                                     |
| SMCLK (internal)                      | SMCLK             |              |                      |                                     |
| from Capacitive Touch IO 1 (internal) | INCLK             |              |                      |                                     |
| TA2 CCR0 output (internal)            | CCI0A             | CCR0         | TA0                  | TA2 CCI0A input                     |
| ACLK (internal)                       | CCI0B             |              |                      |                                     |
| DV <sub>SS</sub>                      | GND               |              |                      |                                     |
| DV <sub>CC</sub>                      | V <sub>CC</sub>   |              |                      |                                     |
| from Capacitive Touch IO 1 (internal) | CCI1A             | CCR1         | TA1                  | ADC12 (internal)<br>ADC12SHSx = {6} |
| COUT (internal)                       | CCI1B             |              |                      |                                     |
| DV <sub>SS</sub>                      | GND               |              |                      |                                     |
| DV <sub>CC</sub>                      | V <sub>CC</sub>   |              |                      |                                     |
| DV <sub>SS</sub>                      | CCI2A             | CCR2         | TA2                  |                                     |
| DV <sub>SS</sub>                      | CCI2B             |              |                      |                                     |
| DV <sub>SS</sub>                      | GND               |              |                      |                                     |
| DV <sub>CC</sub>                      | V <sub>CC</sub>   |              |                      |                                     |
| DV <sub>SS</sub>                      | CCI3A             | CCR3         | TA3                  |                                     |
| DV <sub>SS</sub>                      | CCI3B             |              |                      |                                     |
| DV <sub>SS</sub>                      | GND               |              |                      |                                     |
| DV <sub>CC</sub>                      | V <sub>CC</sub>   |              |                      |                                     |
| DV <sub>SS</sub>                      | CCI4A             | CCR4         | TA4                  |                                     |
| DV <sub>SS</sub>                      | CCI4B             |              |                      |                                     |
| DV <sub>SS</sub>                      | GND               |              |                      |                                     |
| DV <sub>CC</sub>                      | V <sub>CC</sub>   |              |                      |                                     |

### 6.11.13 Timer\_B TB0

TB0 is a 16-bit timer/counter (Timer\_B type) with seven capture/compare registers each. It can support multiple capture/compares, PWM outputs, and interval timing. It has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 6-14. Timer\_B TB0 Signal Connections**

| INPUT PORT PIN       | DEVICE INPUT SIGNAL        | MODULE INPUT SIGNAL | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PORT PIN                     |
|----------------------|----------------------------|---------------------|--------------|----------------------|----------------------|-------------------------------------|
| P2.0 or P3.3 or P5.7 | TB0CLK                     | TBCLK               | Timer        | N/A                  | N/A                  |                                     |
|                      | ACLK (internal)            | ACLK                |              |                      |                      |                                     |
|                      | SMCLK (internal)           | SMCLK               |              |                      |                      |                                     |
| P2.0 or P3.3 or P5.7 | $\overline{\text{TB0CLK}}$ | INCLK               |              |                      |                      |                                     |
| P3.4                 | TB0.0                      | CCI0A               | CCR0         | TB0                  | TB0.0                | P3.4                                |
| P6.4                 | TB0.0                      | CCI0B               |              |                      |                      | P6.4                                |
|                      | DV <sub>SS</sub>           | GND                 |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {2} |
|                      | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P3.5 or P6.5         | TB0.1                      | CCI1A               | CCR1         | TB1                  | TB0.1                | P3.5                                |
|                      | COUT (internal)            | CCI1B               |              |                      |                      | P6.5                                |
|                      | DV <sub>SS</sub>           | GND                 |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {3} |
|                      | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P3.6 or P6.6         | TB0.2                      | CCI2A               | CCR2         | TB2                  | TB0.2                | P3.6                                |
|                      | ACLK (internal)            | CCI2B               |              |                      |                      | P6.6                                |
|                      | DV <sub>SS</sub>           | GND                 |              |                      |                      |                                     |
|                      | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P2.4                 | TB0.3                      | CCI3A               | CCR3         | TB3                  | TB0.3                | P2.4                                |
| P3.7                 | TB0.3                      | CCI3B               |              |                      |                      | P3.7                                |
|                      | DV <sub>SS</sub>           | GND                 |              |                      |                      |                                     |
|                      | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P2.5                 | TB0.4                      | CCI4A               | CCR4         | TB4                  | TB0.4                | P2.5                                |
| P2.2                 | TB0.4                      | CCI4B               |              |                      |                      | P2.2                                |
|                      | DV <sub>SS</sub>           | GND                 |              |                      |                      |                                     |
|                      | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P2.6                 | TB0.5                      | CCI5A               | CCR5         | TB5                  | TB0.5                | P2.6                                |
| P2.1                 | TB0.5                      | CCI5B               |              |                      |                      | P2.1                                |
|                      | DV <sub>SS</sub>           | GND                 |              |                      |                      |                                     |
|                      | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |
| P2.7                 | TB0.6                      | CCI6A               | CCR6         | TB6                  | TB0.6                | P2.7                                |
| P2.0                 | TB0.6                      | CCI6B               |              |                      |                      | P2.0                                |
|                      | DV <sub>SS</sub>           | GND                 |              |                      |                      |                                     |
|                      | DV <sub>CC</sub>           | V <sub>CC</sub>     |              |                      |                      |                                     |

#### 6.11.14 ADC12\_B

The ADC12\_B module supports fast 12-bit analog-to-digital conversions with differential and single-ended inputs. The module implements a 12-bit SAR core, sample select control, reference generator and a conversion result buffer. A window comparator with a lower and upper limit allows CPU independent result monitoring with three window comparator interrupt flags.

The external trigger sources available are summarized in [Table 6-15](#).

The available multiplexing between internal and external analog inputs is listed in [Table 6-16](#).

**Table 6-15. ADC12\_B Trigger Signal Connections**

| ADC12SHSx |         | CONNECTED TRIGGER SOURCE |
|-----------|---------|--------------------------|
| BINARY    | DECIMAL |                          |
| 000       | 0       | Software (ADC12SC)       |
| 001       | 1       | Timer_A TA0 CCR1 output  |
| 010       | 2       | Timer_B TB0 CCR0 output  |
| 011       | 3       | Timer_B TB0 CCR1 output  |
| 100       | 4       | Timer_A TA1 CCR1 output  |
| 101       | 5       | Timer_A TA2 CCR1 output  |
| 110       | 6       | Timer_A TA3 CCR1 output  |
| 111       | 7       | Reserved (DVSS)          |

**Table 6-16. ADC12\_B External and Internal Signal Mapping**

| CONTROL BIT | EXTERNAL<br>(CONTROL BIT = 0) | INTERNAL<br>(CONTROL BIT = 1) |
|-------------|-------------------------------|-------------------------------|
| ADC12BATMAP | A31                           | Battery Monitor               |
| ADC12TCMAP  | A30                           | Temperature Sensor            |
| ADC12CH0MAP | A29                           | N/A <sup>(1)</sup>            |
| ADC12CH1MAP | A28                           | N/A <sup>(1)</sup>            |
| ADC12CH2MAP | A27                           | N/A <sup>(1)</sup>            |
| ADC12CH3MAP | A26                           | N/A <sup>(1)</sup>            |

(1) N/A = No internal signal available on this device.

#### 6.11.15 Comparator\_E

The primary function of the Comparator\_E module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

#### 6.11.16 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 signature is based on the CRC-CCITT standard.

#### 6.11.17 CRC32

The CRC32 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC32 signature is based on the ISO 3309 standard.

#### 6.11.18 AES256 Accelerator

The AES accelerator module performs encryption and decryption of 128-bit data with 128-bit, 192-bit or 256-bit keys according to the Advanced Encryption Standard (AES) (FIPS PUB 197) in hardware.

### 6.11.19 True Random Seed

The Device Descriptor Information (TLV) section contains a 128-bit true random seed that can be used to implement a deterministic random number generator.

### 6.11.20 Shared Reference (REF\_A)

The reference module (REF\_A) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

### 6.11.21 LCD\_C

The LCD\_C driver generates the segment and common signals required to drive a liquid crystal display (LCD). The LCD\_C controller has dedicated data memories to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, and 2-mux up to 8-mux LCDs are supported. The module can provide a LCD voltage independent of the supply voltage with its integrated charge pump. It is possible to control the level of the LCD voltage and thus contrast by software. The module also provides an automatic blinking capability for individual segments in static, 2-mux, 3-mux, and 4-mux modes.

### 6.11.22 Embedded Emulation

#### 6.11.22.1 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The S version of the EEM that is implemented on all devices has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

#### 6.11.22.2 EnergyTrace++™ Technology

The devices implement circuitry to support EnergyTrace++ technology. The EnergyTrace++ technology allows you to observe information about the internal states of the microcontroller. These states include the CPU Program Counter (PC), the ON or OFF status of the peripherals and the system clocks (regardless of the clock source), and the low-power mode currently in use. These states can always be read by a debug tool, even when the microcontroller sleeps in LPMx.5 modes.

The activity of the following modules can be observed:

- MPY is calculating.
- WDT is counting.
- RTC is counting.
- ADC: a sequence, sample, or conversion is active.
- REF: REFBG or REFGEN active and BG in static mode.
- COMP is on.
- AES is encrypting or decrypting.
- eUSCI\_A0 is transferring (receiving or transmitting) data.
- eUSCI\_A1 is transferring (receiving or transmitting) data.
- eUSCI\_B0 is transferring (receiving or transmitting) data.
- eUSCI\_B1 is transferring (receiving or transmitting) data.
- TB0 is counting.
- TA0 is counting.

- TA1 is counting.
- TA2 is counting.
- TA3 is counting.
- LCD: timing generator is active.


## 6.11.23 Input/Output Schematics

### 6.11.23.1 Digital I/O Functionality Port P1, P2, P3, P4, P5, P6, P7, P8, P9, and P10

The port pins provide the following features:

- Interrupt and wakeup from LPMx.5 capability for ports P1, P2, P3, and P4
- Capacitive touch functionality (see [Section 6.11.23.2](#))
- Up to three digital module input or output functions
- LCD segment functionality (not all pins, package dependent)

[Figure 6-1](#) shows the features and the corresponding control logic (not including the capacitive touch logic). It is applicable for all port pins P1.0 through P10.2 unless a dedicated schematic is available in the following sections. The module functions provided per pin and whether the direction is controlled by the module or by the port direction register for the selected secondary function are described in the pin function tables.



A. The inputs from several pins toward a module are ORed together.


B. The direction is controlled either by the connected module or by the corresponding PxDIR.y bit. Refer to the pin function tables.

NOTE: Functional representation only.

**Figure 6-1. General Port Pin Schematic**

### 6.11.23.2 Capacitive Touch Functionality Port P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, and PJ

Figure 6-2 shows the Capacitive Touch functionality that all port pins provide. The Capacitive Touch functionality is controlled using the Capacitive Touch IO control registers CAPTIO0CTL and CAPTIO1CTL as described in the *MSP430FR58xx Family User's Guide* (SLAU367). The Capacitive Touch functionality is not shown in the other pin schematics.



NOTE: Functional representation only.

Figure 6-2. Capacitive Touch IO Functionality

### 6.11.23.3 Port P1, P1.0 to P1.3, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-17. Port P1 (P1.0 to P1.3) Pin Functions**

| PIN NAME (P1.x)                                | x | FUNCTION                                 | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|------------------------------------------------|---|------------------------------------------|-----------------------------------------|----------|----------|
|                                                |   |                                          | P1DIR.x                                 | P1SEL1.x | P1SEL0.x |
| P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/<br>VREF-/VeREF- | 0 | P1.0 (I/O)                               | I: 0; O: 1                              | 0        | 0        |
|                                                |   | TA0.CCI1A                                | 0                                       | 0        | 1        |
|                                                |   | TA0.1                                    | 1                                       |          |          |
|                                                |   | DMAE0                                    | 0                                       | 1        | 0        |
|                                                |   | RTCCLK <sup>(2)</sup>                    | 1                                       |          |          |
|                                                |   | A0, C0, VREF-, VeREF- <sup>(3) (4)</sup> | X                                       | 1        | 1        |
| P1.1/TA0.2/TA1CLK/COUT/A1/C1/<br>VREF+/VeREF+  | 1 | P1.1 (I/O)                               | I: 0; O: 1                              | 0        | 0        |
|                                                |   | TA0.CCI2A                                | 0                                       | 0        | 1        |
|                                                |   | TA0.2                                    | 1                                       |          |          |
|                                                |   | TA1CLK                                   | 0                                       | 1        | 0        |
|                                                |   | COUT <sup>(5)</sup>                      | 1                                       |          |          |
|                                                |   | A1, C1, VREF+, VeREF+ <sup>(3) (4)</sup> | X                                       | 1        | 1        |
| P1.2/TA1.1/TA0CLK/COUT/A2/C2                   | 2 | P1.2 (I/O)                               | I: 0; O: 1                              | 0        | 0        |
|                                                |   | TA1.CCI1A                                | 0                                       | 0        | 1        |
|                                                |   | TA1.1                                    | 1                                       |          |          |
|                                                |   | TA0CLK                                   | 0                                       | 1        | 0        |
|                                                |   | COUT <sup>(6)</sup>                      | 1                                       |          |          |
|                                                |   | A2, C2 <sup>(3) (4)</sup>                | X                                       | 1        | 1        |
| P1.3/TA1.2/A3/C3                               | 3 | P1.3 (I/O)                               | I: 0; O: 1                              | 0        | 0        |
|                                                |   | TA1.CCI2A                                | 0                                       | 0        | 1        |
|                                                |   | TA1.2                                    | 1                                       |          |          |
|                                                |   | N/A                                      | 0                                       | 1        | 0        |
|                                                |   |                                          | 1                                       |          |          |
|                                                |   | A3, C3 <sup>(3) (4)</sup>                | X                                       | 1        | 1        |

(1) X = Don't care

(2) **NOTE:** Do **not** use this pin as RTCCLK output if the DMAE0 functionality is used on any other pin. Select an alternative RTCCLK output pin.

(3) Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(4) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

(5) **NOTE:** Do **not** use this pin as COUT output if the TA1CLK functionality is used on any other pin. Select an alternative COUT output pin.

(6) **NOTE:** Do **not** use this pin as COUT output if the TA0CLK functionality is used on any other pin. Select an alternative COUT output pin.

### 6.11.23.4 Port P1, P1.4 to P1.7, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-18. Port P1 (P1.4 to P1.7) Pin Functions**

| PIN NAME (P1.x)                | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|--------------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                                |   |                         | P1DIR.x                                 | P1SEL1.x | P1SEL0.x | LCDSz |
| P1.4/UCB0CLK/UCA0STE/TA1.0/Sz  | 4 | P1.4 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                |   | UCB0CLK                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                |   | UCA0STE                 | X <sup>(3)</sup>                        | 1        | 0        | 0     |
|                                |   | TA1.CCI0A               | 0                                       | 1        | 1        | 0     |
|                                |   | TA1.0                   | 1                                       |          |          |       |
|                                |   | Sz <sup>(4)</sup>       | X                                       | X        | X        | 1     |
| P1.5/UCB0STE/UCA0CLK/TA0.0/Sz  | 5 | P1.5 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                |   | UCB0STE                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                |   | UCA0CLK                 | X <sup>(3)</sup>                        | 1        | 0        | 0     |
|                                |   | TA0.CCI0A               | 0                                       | 1        | 1        | 0     |
|                                |   | TA0.0                   | 1                                       |          |          |       |
|                                |   | Sz <sup>(4)</sup>       | X                                       | X        | X        | 1     |
| P1.6/UCB0SIMO/UCB0SDA/TA0.1/Sz | 6 | P1.6 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                |   | UCB0SIMO/UCB0SDA        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                                |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                |   | TA0.CCI1A               | 0                                       | 1        | 1        | 0     |
|                                |   | TA0.1                   | 1                                       |          |          |       |
| P1.7/UCB0SOMI/UCB0SCL/TA0.2/Sz | 7 | P1.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                |   | UCB0SOMI/UCB0SCL        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                                |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                |   | TA0.CCI2A               | 0                                       | 1        | 1        | 0     |
|                                |   | TA0.2                   | 1                                       |          |          |       |
| P1.7/UCB0SOMI/UCB0SCL/TA0.2/Sz | 7 | Sz <sup>(4)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) Direction controlled by eUSCI\_B0 module.

(3) Direction controlled by eUSCI\_A0 module.

(4) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.5 Port P2, P2.0 to P2.3, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-19. Port P2 (P2.0 to P2.3) Pin Functions**

| PIN NAME (P2.x)                       | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|---------------------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                                       |   |                         | P2DIR.x                                 | P2SEL1.x | P2SEL0.x | LCDSz |
| P2.0/UCA0SIMO/UCA0TXD/TB0.6/TB0CLK/Sz | 0 | P2.0 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                       |   | UCA0SIMO/UCA0TXD        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                       |   | TB0.CCI6B               | 0                                       | 1        | 0        | 0     |
|                                       |   | TB0.6                   | 1                                       |          |          |       |
|                                       |   | TB0CLK                  | 0                                       | 1        | 1        | 0     |
|                                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                       |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P2.1/UCA0SOMI/UCA0RXD/TB0.5/DMAE0/Sz  | 1 | P2.1 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                       |   | UCA0SOMI/UCA0RXD        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                       |   | TB0.CCI5B               | 0                                       | 1        | 0        | 0     |
|                                       |   | TB0.5                   | 1                                       |          |          |       |
|                                       |   | DMA0E                   | 0                                       | 1        | 1        | 0     |
|                                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                       |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P2.2/UCA0CLK/TB0.4/RTCCLK/Sz          | 2 | P2.2 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                       |   | UCA0CLK                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                       |   | TB0.CCI4B               | 0                                       | 1        | 0        | 0     |
|                                       |   | TB0.4                   | 1                                       |          |          |       |
|                                       |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                       |   | RTCCLK                  | 1                                       |          |          |       |
|                                       |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P2.3/UCA0STE/TB0OUTH/Sz               | 3 | P2.3 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                       |   | UCA0STE                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                       |   | TB0OUTH                 | 0                                       | 1        | 0        | 0     |
|                                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                       |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                       |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) Direction controlled by eUSCI\_A0 module.

(3) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.



**Table 6-20. Port P2 (P2.4 to P2.7) Pin Functions**

| PIN NAME (P2.x)    | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|--------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                    |   |                         | P2DIR.x                                 | P2SEL1.x | P2SEL0.x | LCDSz |
| P2.4/TB0.3/COM4/Sz | 4 | P2.4 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                    |   | TB0.CCI3A               | 0                                       | 0        | 1        | 0     |
|                    |   | TB0.3                   | 1                                       |          |          |       |
|                    |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                    |   | COM4                    | X                                       | 1        | 1        | 0     |
|                    |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P2.5/TB0.4/COM5/Sz | 5 | P2.5 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                    |   | TB0.CCI4A               | 0                                       | 0        | 1        | 0     |
|                    |   | TB0.4                   | 1                                       |          |          |       |
|                    |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                    |   | COM5                    | X                                       | 1        | 1        | 0     |
|                    |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P2.6/TB0.5/COM6/Sx | 6 | P2.6 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                    |   | TB0.CCI5A               | 0                                       | 0        | 1        | 0     |
|                    |   | TB0.5                   | 1                                       |          |          |       |
|                    |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                    |   | COM6                    | X                                       | 1        | 1        | 0     |
|                    |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P2.7/TB0.6/COM7/Sx | 7 | P2.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                    |   | TB0.CCI6A               | 0                                       | 0        | 1        | 0     |
|                    |   | TB0.6                   | 1                                       |          |          |       |
|                    |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                    |   | COM7                    | X                                       | 1        | 1        | 0     |
|                    |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.7 Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-21. Port P3 (P3.0 to P3.3) Pin Functions**

| PIN NAME (P3.x)          | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|--------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                          |   |                         | P3DIR.x                                 | P3SEL1.x | P3SEL0.x | LCDSz |
| P3.0/UCB1CLK/Sz          | 0 | P3.0 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | UCB1CLK                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                          |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P3.1/UCB1SIMO/UCB1SDA/Sz | 1 | P3.1 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | UCB1SIMO/UCB1SDA        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                          |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P3.2/UCB1SOMI/UCB1SCL/Sz | 2 | P3.2 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | UCB1SOMI/UCB1SCL        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                          |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   |                         | 0                                       | 1        | 1        | 0     |
|                          |   |                         | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P3.3/TA1.1/TB0CLK/Sz     | 3 | P3.3 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | TA1.CCI1A               | 0                                       | 1        | 0        | 0     |
|                          |   | TA1.1                   | 1                                       |          |          |       |
|                          |   | TB0CLK                  | 0                                       | 1        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) Direction controlled by eUSCI\_B1 module.

(3) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

**Table 6-22. Port P3 (P3.4 to P3.7) Pin Functions**

| PIN NAME (P3.x)                    | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|------------------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                                    |   |                         | P3DIR.x                                 | P3SEL1.x | P3SEL0.x | LCDSz |
| P3.4/UCA1SIMO/UCA1TXD/TB0.0/<br>Sz | 4 | P3.4 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | UCA1SIMO/UCA1TXD        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                    |   | TB0CCI0A                | 0                                       | 1        | 0        | 0     |
|                                    |   | TB0.0                   | 1                                       |          |          |       |
|                                    |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P3.5/UCA1SOMI/UCA1RXD/TB0.1/<br>Sz | 5 | P3.5 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | UCA1SOMI/UCA1RXD        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                    |   | TB0CCI1A                | 0                                       | 1        | 0        | 0     |
|                                    |   | TB0.1                   | 1                                       |          |          |       |
|                                    |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P3.6/UCA1CLK/TB0.2/Sz              | 6 | P3.6 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | UCA1CLK                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                    |   | TB0CCI2A                | 0                                       | 1        | 0        | 0     |
|                                    |   | TB0.2                   | 1                                       |          |          |       |
|                                    |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P3.7/UCA1STE/TB0.3/Sz              | 7 | P3.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | UCA1STE                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                                    |   | TB0CCI3B                | 0                                       | 1        | 0        | 0     |
|                                    |   | TB0.3                   | 1                                       |          |          |       |
|                                    |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) Direction controlled by eUSCI\_A1 module.

(3) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.8 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-23. Port P4 (P4.0 to P4.3) Pin Functions**

| PIN NAME (P4.x)                  | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|----------------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                                  |   |                         | P4DIR.x                                 | P4SEL1.x | P4SEL0.x | LCDSz |
| P4.0/UCB1SIMO/UCB1SDA/MCLK/Sz    | 0 | P4.0 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                  |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                                  |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                  |   | UCB1SIMO/UCB1SDA        | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                  |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                  |   | MCLK                    | 1                                       |          |          |       |
|                                  |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P4.1/UCB1SOMI/UCB1SCL/ACLK/Sz    | 1 | P4.1 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                  |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                                  |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                  |   | UCB1SOMI/UCB1SCL        | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                  |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                  |   | ACLK                    | 1                                       |          |          |       |
|                                  |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P4.2/UCA0SIMO/UCA0TXD/UCB1CLK/Sz | 2 | P4.2 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                  |   | UCA0SIMO/UCA0TXD        | X <sup>(4)</sup>                        | 0        | 1        | 0     |
|                                  |   | UCB1CLK                 | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                  |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                  |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                  |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
|                                  |   |                         |                                         |          |          |       |
| P4.3/UCA0SOMI/UCA0RXD/UCB1STE/Sz | 3 | P4.3 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                  |   | UCA0SOMI/UCA0RXD        | X <sup>(4)</sup>                        | 0        | 1        | 0     |
|                                  |   | UCB1STE                 | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                  |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                                  |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                  |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
|                                  |   |                         |                                         |          |          |       |

(1) X = Don't care

(2) Direction controlled by eUSCI\_B1 module.

(3) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

(4) Direction controlled by eUSCI\_A0 module.

**Table 6-24. Port P4 (P4.4 to P4.7) Pin Functions**

| PIN NAME (P4.x)                    | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|------------------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                                    |   |                         | P4DIR.x                                 | P4SEL1.x | P4SEL0.x | LCDSz |
| P4.4/UCB1STE/TA1CLK/Sz             | 4 | P4.4 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | UCB1STE                 | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                    |   | TA1CLK                  | 0                                       | 1        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P4.5/UCB1CLK/TA1.0/Sz              | 5 | P4.5 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | UCB1CLK                 | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                    |   | TA1CCI0A                | 0                                       | 1        | 1        | 0     |
|                                    |   | TA1.0                   | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P4.6/UCB1SIMO/UCB1SDA/TA1.1/<br>Sz | 6 | P4.6 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | UCB1SIMO/UCB1SDA        | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                    |   | TA1CCI1A                | 0                                       | 1        | 1        | 0     |
|                                    |   | TA1.1                   | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P4.7/UCB1SOMI/UCB1SCL/TA1.2/<br>Sz | 7 | P4.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                                    |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                                    |   | Internally tied to DVSS | 1                                       |          |          |       |
|                                    |   | UCB1SOMI/UCB1SCL        | X <sup>(2)</sup>                        | 1        | 0        | 0     |
|                                    |   | TA1CCI2A                | 0                                       | 1        | 1        | 0     |
|                                    |   | TA1.2                   | 1                                       |          |          |       |
|                                    |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) Direction controlled by eUSCI\_B1 module.

(3) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.9 Port P5, P5.0 to P5.7, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-25. Port P5 (P5.0 to P5.3) Pin Functions**

| PIN NAME (P5.x)           | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|---------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                           |   |                         | P5DIR.x                                 | P5SEL1.x | P5SEL0.x | LCDSz |
| P5.0/TA1.1/MCLK/Sz        | 0 | P5.0 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                           |   | TA1CCI1A                | 0                                       | 0        | 1        | 0     |
|                           |   | TA1.1                   | 1                                       |          |          |       |
|                           |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                           |   | Internally tied to DVSS | 1                                       |          |          |       |
|                           |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                           |   | MCLK                    | 1                                       |          |          |       |
|                           |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P5.1/TA1.2/Sz             | 1 | P5.1 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                           |   | TA1CCI2A                | 0                                       | 0        | 1        | 0     |
|                           |   | TA1.2                   | 1                                       |          |          |       |
|                           |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                           |   | Internally tied to DVSS | 1                                       |          |          |       |
|                           |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                           |   | N/A                     | 1                                       |          |          |       |
|                           |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P5.2/TA1.0/TA1CLK/ACLK/Sz | 2 | P5.2 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                           |   | TA1CCI0B                | 0                                       | 0        | 1        | 0     |
|                           |   | TA1.0                   | 1                                       |          |          |       |
|                           |   | TA1CLK                  | 0                                       | 1        | 0        | 0     |
|                           |   | Internally tied to DVSS | 1                                       |          |          |       |
|                           |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                           |   | ACLK                    | 1                                       |          |          |       |
|                           |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P5.3/UCB1STE/Sz           | 3 | P5.3 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                           |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                           |   | Internally tied to DVSS | 1                                       |          |          |       |
|                           |   | UCB1STE                 | X <sup>(3)</sup>                        | 1        | 0        | 0     |
|                           |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                           |   | Internally tied to DVSS | 1                                       |          |          |       |
|                           |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

(3) Direction controlled by eUSCI\_B1 module.

**Table 6-26. Port P5 (P5.4 to P5.7) Pin Functions**


| PIN NAME (P5.x)          | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|--------------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                          |   |                         | P5DIR.x                                 | P5SEL1.x | P5SEL0.x | LCDSz |
| P5.4/UCA1SIMO/UCA1TXD/Sz | 4 | P5.4 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | UCA1SIMO/UCA1TXD        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                          |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P5.5/UCA1SOMI/UCA1RXD/Sz | 5 | P5.5 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | UCA1SOMI/UCA1RXD        | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                          |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P5.6/UCA1CLK/Sz          | 6 | P5.6 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | UCA1CLK                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                          |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |
| P5.7/UCA1STE/TB0CLK/Sz   | 7 | P5.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                          |   | UCA1STE                 | X <sup>(2)</sup>                        | 0        | 1        | 0     |
|                          |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | TB0CLK                  | 0                                       | 1        | 1        | 0     |
|                          |   | Internally tied to DVSS | 1                                       |          |          |       |
|                          |   | Sz <sup>(3)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) Direction controlled by eUSCI\_A1 module.

(3) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.10 Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger



A. The inputs from several pins toward a module are ORed together.

NOTE: Functional representation only.

**Table 6-27. Port P6 (P6.0 to P6.2) Pin Functions**

| PIN NAME (P6.x) | x | FUNCTION                  | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|-----------------|---|---------------------------|-----------------------------------------|----------|----------|-------|
|                 |   |                           | P6DIR.x                                 | P6SEL1.x | P6SEL0.x | LCDSz |
| P6.0/R23        | 0 | P6.0 (I/O)                | I: 0; O: 1                              | 0        | 0        | -     |
|                 |   | N/A                       | 0                                       | 0        | 1        | -     |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |       |
|                 |   | N/A                       | 0                                       | 1        | 0        | -     |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |       |
|                 |   | R23 <sup>(2)</sup>        | X                                       | 1        | 1        | -     |
| P6.1/R13/LCDREF | 1 | P6.1 (I/O)                | I: 0; O: 1                              | 0        | 0        | -     |
|                 |   | N/A                       | 0                                       | 0        | 1        | -     |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |       |
|                 |   | N/A                       | 0                                       | 1        | 0        | -     |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |       |
|                 |   | R13/LCDREF <sup>(2)</sup> | X                                       | 1        | 1        | -     |
| P6.2/COU/R03    | 2 | P6.2 (I/O)                | I: 0; O: 1                              | 0        | 0        | -     |
|                 |   | N/A                       | 0                                       | 0        | 1        | -     |
|                 |   | COU                       | 1                                       |          |          |       |
|                 |   | N/A                       | 0                                       | 1        | 0        | -     |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |       |
|                 |   | R03 <sup>(2)</sup>        | X                                       | 1        | 1        | -     |

(1) X = Don't care

(2) Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

**Table 6-28. Port P6 (P6.3 to P6.6) Pin Functions**

| PIN NAME (P6.x) | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|-----------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                 |   |                         | P6DIR.x                                 | P6SEL1.x | P6SEL0.x | LCDSz |
| P6.3/COM0       | 3 | P6.3 (I/O)              | I: 0; O: 1                              | 0        | 0        | -     |
|                 |   | N/A                     | 0                                       | 0        | 1        | -     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | -     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | COM0 <sup>(2)</sup>     | X                                       | 1        | 1        | -     |
| P6.4/TB0.0/COM1 | 4 | P6.4 (I/O)              | I: 0; O: 1                              | 0        | 0        | -     |
|                 |   | TB0CCI0B                | 0                                       | 0        | 1        | -     |
|                 |   | TB0.0                   | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | -     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | COM1 <sup>(2)</sup>     | X                                       | 1        | 1        | -     |
| P6.5/TB0.1/COM2 | 5 | P6.5 (I/O)              | I: 0; O: 1                              | 0        | 0        | -     |
|                 |   | TB0CCI1A                | 0                                       | 0        | 1        | -     |
|                 |   | TB0.1                   | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | -     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | COM2 <sup>(2)</sup>     | X                                       | 1        | 1        | -     |
| P6.6/TB0.2/COM3 | 6 | P6.6 (I/O)              | I: 0; O: 1                              | 0        | 0        | -     |
|                 |   | TB0CCI2A                | 0                                       | 0        | 1        | -     |
|                 |   | TB0.2                   | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | -     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | COM3 <sup>(2)</sup>     | X                                       | 1        | 1        | -     |

(1) X = Don't care

(2) Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

### 6.11.23.11 Port P6, P6.7, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-29. Port P6 (P6.7) Pin Functions**

| PIN NAME (P6.x) | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|-----------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                 |   |                         | P6DIR.x                                 | P6SEL1.x | P6SEL0.x | LCDSz |
| P6.7/TA0CLK/Sz  | 7 | P6.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | TA0CLK                  | 0                                       | 0        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.12 Port P7, P7.0 to P7.7, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).

**Table 6-30. Port P7 (P7.0 to P7.3) Pin Functions**

| PIN NAME (P7.x) | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|-----------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                 |   |                         | P7DIR.x                                 | P7SEL1.x | P7SEL0.x | LCDSz |
| P7.0/TA0CLK/Sz  | 0 | P7.0 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | TA0CLK                  | 0                                       | 0        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P7.1/TA0.0/Sz   | 1 | P7.1 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | TA0CCI0B                | 0                                       | 0        | 1        | 0     |
|                 |   | TA0.0                   | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | ACLK                    | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P7.2/TA0.1/Sz   | 2 | P7.2 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | TA0CCI1A                | 0                                       | 0        | 1        | 0     |
|                 |   | TA0.1                   | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | N/A                     | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P7.3/TA0.2/Sz   | 3 | P7.3 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | TA0CCI2A                | 0                                       | 0        | 1        | 0     |
|                 |   | TA0.2                   | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

**Table 6-31. Port P7 (P7.4 to P7.7) Pin Functions**

| PIN NAME (P7.x)       | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|-----------------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                       |   |                         | P7DIR.x                                 | P7SEL1.x | P7SEL0.x | LCDSz |
| P7.4/SMCLK/Sz         | 4 | P7.4 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                       |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                       |   | SMCLK                   | 1                                       |          |          |       |
|                       |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P7.5/TA0.2/Sz         | 5 | P7.5 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                       |   | TA0CCI2A                | 0                                       | 0        | 1        | 0     |
|                       |   | TA0.2                   | 1                                       |          |          |       |
|                       |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P7.6/TA0.1/Sz         | 6 | P7.6 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                       |   | TA0CCI1A                | 0                                       | 0        | 1        | 0     |
|                       |   | TA0.1                   | 1                                       |          |          |       |
|                       |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P7.7/TA1.2/TB0OUTH/Sz | 7 | P7.7 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                       |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | TA1.CCI2A               | 0                                       | 1        | 0        | 0     |
|                       |   | TA1.2                   | 1                                       |          |          |       |
|                       |   | TB0OUTH                 | 0                                       | 1        | 1        | 0     |
|                       |   | Internally tied to DVSS | 1                                       |          |          |       |
|                       |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.13 Port P8, P8.0 to P8.3, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).


**Table 6-32. Port P8 (P8.0 to P8.3) Pin Functions**

| PIN NAME (P8.x) | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |       |
|-----------------|---|-------------------------|-----------------------------------------|----------|----------|-------|
|                 |   |                         | P8DIR.x                                 | P8SEL1.x | P8SEL0.x | LCDSz |
| P8.0/RTCCLK/Sz  | 0 | P8.0 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | RTCCLK                  | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P8.1/DMAE0/Sz   | 1 | P8.1 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | DMA0E                   | 0                                       | 1        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P8.2/Sz         | 2 | P8.2 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |
| P8.3/MCLK/Sz    | 3 | P8.3 (I/O)              | I: 0; O: 1                              | 0        | 0        | 0     |
|                 |   | N/A                     | 0                                       | 0        | 1        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 0        | 0     |
|                 |   | Internally tied to DVSS | 1                                       |          |          |       |
|                 |   | N/A                     | 0                                       | 1        | 1        | 0     |
|                 |   | MCLK                    | 1                                       |          |          |       |
|                 |   | Sz <sup>(2)</sup>       | X                                       | X        | X        | 1     |

(1) X = Don't care

(2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.14 Port P8, P8.4 to P8.7, Input/Output With Schmitt Trigger



NOTE: Functional representation only.

**Table 6-33. Port P8 (P8.4 to P8.7) Pin Functions**


| PIN NAME (P8.x) | x | FUNCTION                 | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------|---|--------------------------|-----------------------------------------|----------|----------|
|                 |   |                          | P8DIR.x                                 | P8SEL1.x | P8SEL0.x |
| P8.4/A7/C7      | 4 | P8.4 (I/O)               | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                      | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | N/A                      | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | A7/C7 <sup>(2) (3)</sup> | X                                       | 1        | 1        |
| P8.5/A6/C6      | 5 | P8.5 (I/O)               | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                      | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | N/A                      | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | A6/C6 <sup>(2) (3)</sup> | X                                       | 1        | 1        |
| P8.6/A5/C5      | 6 | P8.6 (I/O)               | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                      | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | N/A                      | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | A5/C5 <sup>(2) (3)</sup> | X                                       | 1        | 1        |
| P8.7/A4/C4      | 7 | P8.7 (I/O)               | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                      | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | N/A                      | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS  | 1                                       |          |          |
|                 |   | A4/C4 <sup>(2) (3)</sup> | X                                       | 1        | 1        |

(1) X = Don't care

(2) Setting P8SEL1.x and P8SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

### 6.11.23.15 Port P9, P9.0 to P9.3, Input/Output With Schmitt Trigger



**Table 6-34. Port P9 (P9.0 to P9.3) Pin Functions**


| PIN NAME (P9.x) | x | FUNCTION                  | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------|---|---------------------------|-----------------------------------------|----------|----------|
|                 |   |                           | P9DIR.x                                 | P9SEL1.x | P9SEL0.x |
| P9.0/A8/C8      | 0 | P9.0 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A <sup>(2)</sup>        | X                                       | 1        | 0        |
|                 |   | A8/C8 <sup>(2)(3)</sup>   | X                                       | 1        | 1        |
| P9.1/A9/C9      | 1 | P9.1 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A <sup>(2)</sup>        | X                                       | 1        | 0        |
|                 |   | A9/C9 <sup>(2)(3)</sup>   | X                                       | 1        | 1        |
| P9.2/A10/C10    | 2 | P9.2 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A <sup>(2)</sup>        | X                                       | 1        | 0        |
|                 |   | A10/C10 <sup>(2)(3)</sup> | X                                       | 1        | 1        |
| P9.3/A11/C11    | 3 | P9.3 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A <sup>(2)</sup>        | X                                       | 1        | 0        |
|                 |   | A11/C11 <sup>(2)(3)</sup> | X                                       | 1        | 1        |

(1) X = Don't care

(2) Setting P9SEL1.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

### 6.11.23.16 Port P9, P9.4 to P9.7, Input/Output With Schmitt Trigger



NOTE: Functional representation only.

**Table 6-35. Port P9 (P9.4 to P9.7) Pin Functions**

| PIN NAME (P9.x) | x | FUNCTION                   | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------|---|----------------------------|-----------------------------------------|----------|----------|
|                 |   |                            | P9DIR.x                                 | P9SEL1.x | P9SEL0.x |
| P9.4/A12/C12    | 4 | P9.4 (I/O)                 | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                        | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | N/A                        | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | A12/C12 <sup>(2) (3)</sup> | X                                       | 1        | 1        |
| P9.5/A13/C13    | 5 | P9.5 (I/O)                 | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                        | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | N/A                        | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | A13/C13 <sup>(2) (3)</sup> | X                                       | 1        | 1        |
| P9.6/A14/C14    | 6 | P9.6 (I/O)                 | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                        | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | N/A                        | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | A14/C14 <sup>(2) (3)</sup> | X                                       | 1        | 1        |
| P9.7/A15/C15    | 7 | P9.7 (I/O)                 | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                        | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | N/A                        | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS    | 1                                       |          |          |
|                 |   | A15/C15 <sup>(2) (3)</sup> | X                                       | 1        | 1        |

(1) X = Don't care

(2) Setting P9SEL1.x and P9SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) Setting the CEPD.x bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPD.x bit.

### 6.11.23.17 Port P10, P10.0 to P10.2, Input/Output With Schmitt Trigger

Pin Schematic: see [Figure 6-1](#).


**Table 6-36. Port P10 (P10.0 to P10.2) Pin Functions**

| PIN NAME (P10.x)     | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |           |           |       |
|----------------------|---|-------------------------|-----------------------------------------|-----------|-----------|-------|
|                      |   |                         | P10DIR.x                                | P10SEL1.x | P10SEL0.x | LCDSz |
| P10.0/SMCLK/Sz       | 0 | P10.0 (I/O)             | I: 0; O: 1                              | 0         | 0         | 0     |
|                      |   | N/A                     | 0                                       | 0         | 1         | 0     |
|                      |   | Internally tied to DVSS | 1                                       |           |           |       |
|                      |   | N/A                     | 0                                       | 1         | 0         | 0     |
|                      |   | Internally tied to DVSS | 1                                       |           |           |       |
|                      |   | N/A                     | 0                                       | 1         | 1         | 0     |
|                      |   | SMCLK                   | 1                                       |           |           |       |
|                      |   | Sz <sup>(2)</sup>       | X                                       | X         | X         | 1     |
| P10.1/TA0.0/Sz       | 1 | P10.1 (I/O)             | I: 0; O: 1                              | 0         | 0         | 0     |
|                      |   | TA0.CCI0B               | 0                                       | 0         | 1         | 0     |
|                      |   | TA0.0                   | 1                                       |           |           |       |
|                      |   | N/A                     | 0                                       | 1         | 0         | 0     |
|                      |   | Internally tied to DVSS | 1                                       |           |           |       |
|                      |   | N/A                     | 0                                       | 1         | 1         | 0     |
|                      |   | Internally tied to DVSS | 1                                       |           |           |       |
|                      |   | Sz <sup>(2)</sup>       | X                                       | X         | X         | 1     |
| P10.2/TA1.0/SMCLK/Sz | 2 | P10.2 (I/O)             | I: 0; O: 1                              | 0         | 0         | 0     |
|                      |   | TA1.CCI0B               | 0                                       | 0         | 1         | 0     |
|                      |   | TA1.0                   | 1                                       |           |           |       |
|                      |   | N/A                     | 0                                       | 1         | 0         | 0     |
|                      |   | Internally tied to DVSS | 1                                       |           |           |       |
|                      |   | N/A                     | 0                                       | 1         | 1         | 0     |
|                      |   | SMCLK                   | 1                                       |           |           |       |
|                      |   | Sz <sup>(2)</sup>       | X                                       | X         | X         | 1     |


(1) X = Don't care

(2) The associated LCD segment is package dependent. See the Signal Descriptions tables and Pin Diagrams figures.

### 6.11.23.18 Port PJ, PJ.4 and PJ.5 Input/Output With Schmitt Trigger



NOTE: Functional representation only.



NOTE: Functional representation only.

**Table 6-37. Port PJ (PJ.4 and PJ.5) Pin Functions**

| PIN NAME (PJ.x) | x | FUNCTION                           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                    |          |          |                  |
|-----------------|---|------------------------------------|-----------------------------------------|--------------------|--------------------|----------|----------|------------------|
|                 |   |                                    | PJDIR.x                                 | PJSEL1.5           | PJSEL0.5           | PJSEL1.4 | PJSEL0.4 | LFXT BYPASS      |
| PJ.4/LFXIN      | 4 | PJ.4 (I/O)                         | I: 0; O: 1                              | X                  | X                  | 0        | 0        | X                |
|                 |   | N/A                                | 0                                       | X                  | X                  | 1        | X        | X                |
|                 |   | Internally tied to DVSS            | 1                                       |                    |                    |          |          |                  |
|                 |   | LFXIN crystal mode <sup>(2)</sup>  | X                                       | X                  | X                  | 0        | 1        | 0                |
|                 |   | LFXIN bypass mode <sup>(2)</sup>   | X                                       | X                  | X                  | 0        | 1        | 1                |
| PJ.5/LFXOUT     | 5 | PJ.5 (I/O)                         | I: 0; O: 1                              | 0                  | 0                  | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | N/A                                | 0                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | Internally tied to DVSS            | 1                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | LFXOUT crystal mode <sup>(2)</sup> | X                                       | X                  | X                  | 0        | 1        | 0                |


(1) X = Don't care

(2) Setting PJSEL1.4 = 0 and PJSEL0.4 = 1 causes the general-purpose I/O to be disabled. When LFXTBYPASS = 0, PJ.4 and PJ.5 are configured for crystal operation and PJSEL1.5 and PJSEL0.5 are do not care. When LFXTBYPASS = 1, PJ.4 is configured for bypass operation and PJ.5 is configured as general-purpose I/O.


(3) When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.

(4) With PJSEL0.5 = 1 or PJSEL1.5 = 1 the general-purpose I/O functionality is disabled. No input function is available. Configured as output the pin will be actively pulled to zero.

### 6.11.23.19 Port PJ, PJ.6 and PJ.7 Input/Output With Schmitt Trigger



NOTE: Functional representation only.



NOTE: Functional representation only.

**Table 6-38. Port PJ (PJ.6 and PJ.7) Pin Functions**

| PIN NAME (PJ.x) | x | FUNCTION                           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                    |          |          |                  |
|-----------------|---|------------------------------------|-----------------------------------------|--------------------|--------------------|----------|----------|------------------|
|                 |   |                                    | PJDIR.x                                 | PJSEL1.7           | PJSEL0.7           | PJSEL1.6 | PJSEL0.6 | HFXT BYPASS      |
| PJ.6/HFXIN      | 6 | PJ.6 (I/O)                         | I: 0; O: 1                              | X                  | X                  | 0        | 0        | X                |
|                 |   | N/A                                | 0                                       | X                  | X                  | 1        | X        | X                |
|                 |   | Internally tied to DVSS            | 1                                       |                    |                    |          |          |                  |
|                 |   | HFXIN crystal mode <sup>(2)</sup>  | X                                       | X                  | X                  | 0        | 1        | 0                |
|                 |   | HFXIN bypass mode <sup>(2)</sup>   | X                                       | X                  | X                  | 0        | 1        | 1                |
| PJ.7/HFXOUT     | 5 | PJ.7 (I/O)                         | I: 0; O: 1                              | 0                  | 0                  | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | N/A                                | 0                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | Internally tied to DVSS            | 1                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | HFXOUT crystal mode <sup>(2)</sup> | X                                       | X                  | X                  | 0        | 1        | 0                |


(1) X = Don't care

(2) Setting PJSEL1.6 = 0 and PJSEL0.6 = 1 causes the general-purpose I/O to be disabled. When HFXTBYPASS = 0, PJ.6 and PJ.7 are configured for crystal operation and PJSEL1.6 and PJSEL0.7 are do not care. When HFXTBYPASS = 1, PJ.6 is configured for bypass operation and PJ.7 is configured as general-purpose I/O.

(3) When PJ.6 is configured in bypass mode, PJ.7 is configured as general-purpose I/O.

(4) With PJSEL0.7 = 1 or PJSEL1.7 = 1 the general-purpose I/O functionality is disabled. No input function is available. Configured as output the pin will be actively pulled to zero.

### 6.11.23.20 Port J, J.0 to J.3 JTAG pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger



NOTE: Functional representation only.

Table 6-39. Port PJ (PJ.0 to PJ.3) Pin Functions

| PIN NAME (PJ.x)                   | x | FUNCTION                       | CONTROL BITS/ SIGNALS <sup>(1)</sup> |          |          |
|-----------------------------------|---|--------------------------------|--------------------------------------|----------|----------|
|                                   |   |                                | PJDIR.x                              | PJSEL1.x | PJSEL0.x |
| PJ.0/TDO/TB0OUTH/<br>SMCLK/SRSCG1 | 0 | PJ.0 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        |
|                                   |   | TDO <sup>(3)</sup>             | X                                    | X        | X        |
|                                   |   | TB0OUTH                        | 0                                    | 0        | 1        |
|                                   |   | SMCLK <sup>(4)</sup>           | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 0        |
|                                   |   | CPU Status Register Bit SCG1   | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 1        |
|                                   |   | Internally tied to DVSS        | 1                                    |          |          |
| PJ.1/TDI/TCLK/MCLK/<br>SRSCG0     | 1 | PJ.1 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        |
|                                   |   | TDI/TCLK <sup>(3) (5)</sup>    | X                                    | X        | X        |
|                                   |   | N/A                            | 0                                    | 0        | 1        |
|                                   |   | MCLK                           | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 0        |
|                                   |   | CPU Status Register Bit SCG0   | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 1        |
|                                   |   | Internally tied to DVSS        | 1                                    |          |          |
| PJ.2/TMS/ACLK/<br>SROSCOFF        | 2 | PJ.2 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        |
|                                   |   | TMS <sup>(3) (5)</sup>         | X                                    | X        | X        |
|                                   |   | N/A                            | 0                                    | 0        | 1        |
|                                   |   | ACLK                           | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 0        |
|                                   |   | CPU Status Register Bit OSCOFF | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 1        |
|                                   |   | Internally tied to DVSS        | 1                                    |          |          |
| PJ.3/TCK/COUT/<br>SRCPUOFF        | 3 | PJ.3 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        |
|                                   |   | TCK <sup>(3) (5)</sup>         | X                                    | X        | X        |
|                                   |   | N/A                            | 0                                    | 0        | 1        |
|                                   |   | COUT                           | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 0        |
|                                   |   | CPU Status Register Bit CPUOFF | 1                                    |          |          |
|                                   |   | N/A                            | 0                                    | 1        | 1        |
|                                   |   | Internally tied to DVSS        | 1                                    |          |          |

(1) X = Don't care

(2) Default condition

(3) The pin direction is controlled by the JTAG module. JTAG mode selection is made via the SYS module or by the SpyBiWire four wire entry sequence. Neither PJSEL1.x and PJSEL0.x nor CEPD.x bits have an effect in these cases.

(4) **NOTE:** Do **not** use this pin as SMCLK output if the TB0OUTH functionality is used on any other pin. Select an alternative SMCLK output pin.

(5) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.

## 6.12 Device Descriptors (TLV)

Table 6-41 lists the contents of the device descriptor tag-length-value (TLV) structure for each device type. Table 6-40 summarizes the Device IDs.

**Table 6-40. Device ID**

| DEVICE        | DEVICE ID |        |
|---------------|-----------|--------|
|               | 01A05h    | 01A04h |
| MSP430FR6979  | 081h      | 0AEh   |
| MSP430FR6977  | 081h      | 0ACh   |
| MSP430FR6928  | 081h      | 0B3h   |
| MSP430FR6927  | 081h      | 0B2h   |
| MSP430FR69791 | 081h      | 0AEh   |
| MSP430FR69271 | 081h      | 0B2h   |

**Table 6-41. Device Descriptor Table<sup>(1)</sup>**

|                           | DESCRIPTION                    | MSP430FRxxxx (UART BSL) |                | MSP430FRxxxx1 (I <sup>2</sup> C BSL) |                |
|---------------------------|--------------------------------|-------------------------|----------------|--------------------------------------|----------------|
|                           |                                | ADDRESS                 | VALUE          | ADDRESS                              | VALUE          |
| <b>Info Block</b>         | Info length                    | 01A00h                  | 06h            | 01A00h                               | 06h            |
|                           | CRC length                     | 01A01h                  | 06h            | 01A01h                               | 06h            |
|                           | CRC value                      | 01A02h                  | per unit       | 01A02h                               | per unit       |
|                           |                                | 01A03h                  | per unit       | 01A03h                               | per unit       |
|                           | Device ID                      | 01A04h                  | see Table 6-40 | 01A04h                               | see Table 6-40 |
|                           | Device ID                      | 01A05h                  |                | 01A05h                               |                |
|                           | Hardware revision              | 01A06h                  | per unit       | 01A06h                               | per unit       |
|                           | Firmware revision              | 01A07h                  | per unit       | 01A07h                               | per unit       |
| <b>Die Record</b>         | Die Record Tag                 | 01A08h                  | 08h            | 01A08h                               | 08h            |
|                           | Die Record length              | 01A09h                  | 0Ah            | 01A09h                               | 0Ah            |
|                           | Lot/Wafer ID                   | 01A0Ah                  | per unit       | 01A0Ah                               | per unit       |
|                           |                                | 01A0Bh                  | per unit       | 01A0Bh                               | per unit       |
|                           |                                | 01A0Ch                  | per unit       | 01A0Ch                               | per unit       |
|                           |                                | 01A0Dh                  | per unit       | 01A0Dh                               | per unit       |
|                           | Die X position                 | 01A0Eh                  | per unit       | 01A0Eh                               | per unit       |
|                           |                                | 01A0Fh                  | per unit       | 01A0Fh                               | per unit       |
|                           | Die Y position                 | 01A10h                  | per unit       | 01A10h                               | per unit       |
|                           |                                | 01A11h                  | per unit       | 01A11h                               | per unit       |
|                           | Test results                   | 01A12h                  | per unit       | 01A12h                               | per unit       |
|                           |                                | 01A13h                  | per unit       | 01A13h                               | per unit       |
| <b>ADC12B Calibration</b> | ADC12B Calibration Tag         | 01A14h                  | 11h            | 01A14h                               | 11h            |
|                           | ADC12B Calibration length      | 01A15h                  | 10h            | 01A15h                               | 10h            |
|                           | ADC Gain Factor <sup>(2)</sup> | 01A16h                  | per unit       | 01A16h                               | per unit       |
|                           |                                | 01A17h                  | per unit       | 01A17h                               | per unit       |
|                           | ADC Offset <sup>(3)</sup>      | 01A18h                  | per unit       | 01A18h                               | per unit       |
|                           |                                | 01A19h                  | per unit       | 01A19h                               | per unit       |

(1) NA = Not applicable

per unit = content can differ from device to device

(2) ADC Gain: the gain correction factor is measured using the internal voltage reference with REFOUT=0. Other settings (for example, with REFOUT = 1) can result in different correction factors.

(3) ADC Offset: the offset correction factor is measured using the internal 2.5-V reference.

**Table 6-41. Device Descriptor Table<sup>(4)</sup> (continued)**

|                          | DESCRIPTION                              | MSP430FRxxxx (UART BSL) |          | MSP430FRxxxx1 (I <sup>2</sup> C BSL) |          |
|--------------------------|------------------------------------------|-------------------------|----------|--------------------------------------|----------|
|                          |                                          | ADDRESS                 | VALUE    | ADDRESS                              | VALUE    |
|                          | ADC 1.2-V Reference<br>Temp. Sensor 30°C | 01A1Ah                  | per unit | 01A1Ah                               | per unit |
|                          |                                          | 01A1Bh                  | per unit | 01A1Bh                               | per unit |
|                          | ADC 1.2-V Reference<br>Temp. Sensor 85°C | 01A1Ch                  | per unit | 01A1Ch                               | per unit |
|                          |                                          | 01A1Dh                  | per unit | 01A1Dh                               | per unit |
|                          | ADC 2.0-V Reference<br>Temp. Sensor 30°C | 01A1Eh                  | per unit | 01A1Eh                               | per unit |
|                          |                                          | 01A1Fh                  | per unit | 01A1Fh                               | per unit |
|                          | ADC 2.0-V Reference<br>Temp. Sensor 85°C | 01A20h                  | per unit | 01A20h                               | per unit |
|                          |                                          | 01A21h                  | per unit | 01A21h                               | per unit |
|                          | ADC 2.5-V Reference<br>Temp. Sensor 30°C | 01A22h                  | per unit | 01A22h                               | per unit |
|                          |                                          | 01A23h                  | per unit | 01A23h                               | per unit |
|                          | ADC 2.5-V Reference<br>Temp. Sensor 85°C | 01A24h                  | per unit | 01A24h                               | per unit |
|                          |                                          | 01A25h                  | per unit | 01A25h                               | per unit |
| <b>REF Calibration</b>   | REF Calibration Tag                      | 01A26h                  | 12h      | 01A26h                               | 12h      |
|                          | REF Calibration length                   | 01A27h                  | 06h      | 01A27h                               | 06h      |
|                          | REF 1.2-V Reference                      | 01A28h                  | per unit | 01A28h                               | per unit |
|                          |                                          | 01A29h                  | per unit | 01A29h                               | per unit |
|                          | REF 2.0-V Reference                      | 01A2Ah                  | per unit | 01A2Ah                               | per unit |
|                          |                                          | 01A2Bh                  | per unit | 01A2Bh                               | per unit |
|                          | REF 2.5-V Reference                      | 01A2Ch                  | per unit | 01A2Ch                               | per unit |
|                          |                                          | 01A2Dh                  | per unit | 01A2Dh                               | per unit |
| <b>Random Number</b>     | 128-bit Random Number<br>Tag             | 01A2Eh                  | 15h      | 01A2Eh                               | 15h      |
|                          | Random Number Length                     | 01A2Fh                  | 10h      | 01A2Fh                               | 10h      |
|                          | 128-bit Random Number <sup>(4)</sup>     | 01A30h                  | per unit | 01A30h                               | per unit |
|                          |                                          | 01A31h                  | per unit | 01A31h                               | per unit |
|                          |                                          | 01A32h                  | per unit | 01A32h                               | per unit |
|                          |                                          | 01A33h                  | per unit | 01A33h                               | per unit |
|                          |                                          | 01A34h                  | per unit | 01A34h                               | per unit |
|                          |                                          | 01A35h                  | per unit | 01A35h                               | per unit |
|                          |                                          | 01A36h                  | per unit | 01A36h                               | per unit |
|                          |                                          | 01A37h                  | per unit | 01A37h                               | per unit |
|                          |                                          | 01A38h                  | per unit | 01A38h                               | per unit |
|                          |                                          | 01A39h                  | per unit | 01A39h                               | per unit |
|                          |                                          | 01A3Ah                  | per unit | 01A3Ah                               | per unit |
|                          |                                          | 01A3Bh                  | per unit | 01A3Bh                               | per unit |
|                          |                                          | 01A3Ch                  | per unit | 01A3Ch                               | per unit |
|                          |                                          | 01A3Dh                  | per unit | 01A3Dh                               | per unit |
|                          |                                          | 01A3Eh                  | per unit | 01A3Eh                               | per unit |
|                          |                                          | 01A3Fh                  | per unit | 01A3Fh                               | per unit |
| <b>BSL Configuration</b> | BSL Tag                                  | 01A40h                  | 1Ch      | 01A40h                               | 1Ch      |
|                          | BSL length                               | 01A41h                  | 02h      | 01A41h                               | 02h      |
|                          | BSL Interface                            | 01A42h                  | 00h      | 01A42h                               | 01h      |
|                          | BSL Interface<br>Configuration           | 01A43h                  | 00h      | 01A43h                               | 48h      |

(4) 128-bit Random Number: The random number is generated during production test using the CryptGenRandom() function from Microsoft®.

## 6.13 Memory

Table 6-42 shows the memory organization.

**Table 6-42. Memory Organization<sup>(1)</sup>**

|                                                                                 |            | <b>MSP430FRxxx9(1)</b>                      | <b>MSP430FRxxx8(1)</b>                     | <b>MSP430FRxxx7(1)</b>                     |
|---------------------------------------------------------------------------------|------------|---------------------------------------------|--------------------------------------------|--------------------------------------------|
| Memory (FRAM)<br>Main: interrupt vectors<br>and signatures<br>Main: code memory | Total Size | 127KB<br>00FFFFh–00FF80h<br>023FFFh–004400h | 95KB<br>00FFFFh–00FF80h<br>01BFFFh–004400h | 63KB<br>00FFFFh–00FF80h<br>013FFFh–004400h |
| RAM                                                                             | Sect 1     | 2KB<br>0023FFFh–001C00h                     | 2KB<br>0023FFFh–001C00h                    | 2KB<br>0023FFFh–001C00h                    |
| Boot memory (ROM)                                                               |            | 256 B<br>001BFFFh–001B00h                   | 256 B<br>001BFFFh–001B00h                  | 256 B<br>001BFFFh–001B00h                  |
| Device Descriptor Info<br>(TLV)                                                 |            | 256 B<br>001AFFh–001A00h                    | 256 B<br>001AFFh–001A00h                   | 256 B<br>001AFFh–001A00h                   |
| Information memory<br>(FRAM)                                                    | Info A     | 128 B<br>0019FFFh–001980h                   | 128 B<br>0019FFFh–001980h                  | 128 B<br>0019FFFh–001980h                  |
|                                                                                 | Info B     | 128 B<br>00197Fh–001900h                    | 128 B<br>00197Fh–001900h                   | 128 B<br>00197Fh–001900h                   |
|                                                                                 | Info C     | 128 B<br>0018FFFh–001880h                   | 128 B<br>0018FFFh–001880h                  | 128 B<br>0018FFFh–001880h                  |
|                                                                                 | Info D     | 128 B<br>00187Fh–001800h                    | 128 B<br>00187Fh–001800h                   | 128 B<br>00187Fh–001800h                   |
| Bootstrap loader (BSL)<br>memory (ROM)                                          | BSL 3      | 512 B<br>0017FFFh–001600h                   | 512 B<br>0017FFFh–001600h                  | 512 B<br>0017FFFh–001600h                  |
|                                                                                 | BSL 2      | 512 B<br>0015FFFh–001400h                   | 512 B<br>0015FFFh–001400h                  | 512 B<br>0015FFFh–001400h                  |
|                                                                                 | BSL 1      | 512 B<br>0013FFFh–001200h                   | 512 B<br>0013FFFh–001200h                  | 512 B<br>0013FFFh–001200h                  |
|                                                                                 | BSL 0      | 512 B<br>0011FFFh–001000h                   | 512 B<br>0011FFFh–001000h                  | 512 B<br>0011FFFh–001000h                  |
| Peripherals                                                                     | Size       | 4KB<br>000FFFh–000020h                      | 4KB<br>000FFFh–000020h                     | 4KB<br>000FFFh–000020h                     |
| Tiny RAM                                                                        | Size       | 26 B<br>000001Fh–000006h                    | 26 B<br>000001Fh–000006h                   | 26 B<br>000001Fh–000006h                   |
| Reserved<br>(Read Only)                                                         | Size       | 6 B<br>000005h–000000h                      | 6 B<br>000005h–000000h                     | 6 B<br>000005h–000000h                     |

(1) All address space not listed is considered vacant memory.

### 6.13.1 Peripheral File Map

Table 6-43 lists the base address for each available peripheral. Table 6-44 through Table 6-78 list the registers and their offsets for each peripheral.

**Table 6-43. Peripherals**

| MODULE NAME                                 | BASE ADDRESS | OFFSET ADDRESS RANGE |
|---------------------------------------------|--------------|----------------------|
| Special Functions (see Table 6-44)          | 0100h        | 000h-01Fh            |
| PMM (see Table 6-45)                        | 0120h        | 000h-01Fh            |
| FRAM Control (see Table 6-46)               | 0140h        | 000h-00Fh            |
| CRC16 (see Table 6-47)                      | 0150h        | 000h-007h            |
| RAM Controller (see Table 6-48)             | 0158h        | 000h-001h            |
| Watchdog (see Table 6-49)                   | 015Ch        | 000h-001h            |
| CS (see Table 6-50)                         | 0160h        | 000h-00Fh            |
| SYS (see Table 6-51)                        | 0180h        | 000h-01Fh            |
| Shared Reference (see Table 6-52)           | 01B0h        | 000h-001h            |
| Port P1/P2 (see Table 6-53)                 | 0200h        | 000h-01Fh            |
| Port P3/P4 (see Table 6-54)                 | 0220h        | 000h-01Fh            |
| Port P5/P6 (see Table 6-55)                 | 0240h        | 000h-01Fh            |
| Port P7/P8 (see Table 6-56)                 | 0260h        | 000h-01Fh            |
| Port P9/P10 (see Table 6-57)                | 0280h        | 000h-01Fh            |
| Port PJ (see Table 6-58)                    | 0320h        | 000h-01Fh            |
| Timer_A TA0 (see Table 6-59)                | 0340h        | 000h-02Fh            |
| Timer_A TA1 (see Table 6-60)                | 0380h        | 000h-02Fh            |
| Timer_B TB0 (see Table 6-61)                | 03C0h        | 000h-02Fh            |
| Timer_A TA2 (see Table 6-62)                | 0400h        | 000h-02Fh            |
| Capacitive Touch IO 0 (see Table 6-63)      | 0430h        | 000h-00Fh            |
| Timer_A TA3 (see Table 6-64)                | 0440h        | 000h-02Fh            |
| Capacitive Touch IO 1 (see Table 6-65)      | 0470h        | 000h-00Fh            |
| Real-Time Clock (RTC_C) (see Table 6-66)    | 04A0h        | 000h-01Fh            |
| 32-bit Hardware Multiplier (see Table 6-67) | 04C0h        | 000h-02Fh            |
| DMA General Control (see Table 6-68)        | 0500h        | 000h-00Fh            |
| DMA Channel 0 (see Table 6-68)              | 0510h        | 000h-00Fh            |
| DMA Channel 1 (see Table 6-68)              | 0520h        | 000h-00Fh            |
| DMA Channel 2 (see Table 6-68)              | 0530h        | 000h-00Fh            |
| MPU Control (see Table 6-69)                | 05A0h        | 000h-00Fh            |
| eUSCI_A0 (see Table 6-70)                   | 05C0h        | 000h-01Fh            |
| eUSCI_A1 (see Table 6-71)                   | 05E0h        | 000h-01Fh            |
| eUSCI_B0 (see Table 6-72)                   | 0640h        | 000h-02Fh            |
| eUSCI_B1 (see Table 6-73)                   | 0680h        | 000h-02Fh            |
| ADC12_B (see Table 6-74)                    | 0800h        | 000h-09Fh            |
| Comparator_E (see Table 6-75)               | 08C0h        | 000h-00Fh            |
| CRC32 (see Table 6-76)                      | 0980h        | 000h-02Fh            |
| AES (see Table 6-77)                        | 09C0h        | 000h-00Fh            |
| LCD_C (see Table 6-78)                      | 0A00h        | 000h-05Fh            |

**Table 6-44. Special Function Registers (Base Address: 0100h)**

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable  | SFRIE1   | 00h    |
| SFR interrupt flag    | SFRIFG1  | 02h    |
| SFR reset pin control | SFRRPCR  | 04h    |

**Table 6-45. PMM Registers (Base Address: 0120h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| PMM Control 0        | PMMCTL0  | 00h    |
| PMM interrupt flags  | PMMIFG   | 0Ah    |
| PM5 Control 0        | PM5CTL0  | 10h    |

**Table 6-46. FRAM Control Registers (Base Address: 0140h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| FRAM control 0       | FRCTL0   | 00h    |
| General control 0    | GCCTL0   | 04h    |
| General control 1    | GCCTL1   | 06h    |

**Table 6-47. CRC16 Registers (Base Address: 0150h)**

| REGISTER DESCRIPTION          | REGISTER  | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input                | CRC16DI   | 00h    |
| CRC data input reverse byte   | CRCDIRB   | 02h    |
| CRC initialization and result | CRCINIRES | 04h    |
| CRC result reverse byte       | CRCRESR   | 06h    |

**Table 6-48. RAM Controller Registers (Base Address: 0158h)**

| REGISTER DESCRIPTION              | REGISTER | OFFSET |
|-----------------------------------|----------|--------|
| RAM controller control register 0 | RCCTL0   | 00h    |

**Table 6-49. Watchdog Registers (Base Address: 015Ch)**

| REGISTER DESCRIPTION   | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL   | 00h    |

**Table 6-50. CS Registers (Base Address: 0160h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| CS control 0         | CSCTL0   | 00h    |
| CS control 1         | CSCTL1   | 02h    |
| CS control 2         | CSCTL2   | 04h    |
| CS control 3         | CSCTL3   | 06h    |
| CS control 4         | CSCTL4   | 08h    |
| CS control 5         | CSCTL5   | 0Ah    |
| CS control 6         | CSCTL6   | 0Ch    |

**Table 6-51. SYS Registers (Base Address: 0180h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| System control       | SYSCTL   | 00h    |
| JTAG mailbox control | SYSJMBC  | 06h    |

**Table 6-51. SYS Registers (Base Address: 0180h) (continued)**

| REGISTER DESCRIPTION        | REGISTER | OFFSET |
|-----------------------------|----------|--------|
| JTAG mailbox input 0        | SYSJMBIO | 08h    |
| JTAG mailbox input 1        | SYSJMBI1 | 0Ah    |
| JTAG mailbox output 0       | SYSJMBO0 | 0Ch    |
| JTAG mailbox output 1       | SYSJMBO1 | 0Eh    |
| User NMI vector generator   | SYSUNIV  | 1Ah    |
| System NMI vector generator | SYSSNIV  | 1Ch    |
| Reset vector generator      | SYSRSTIV | 1Eh    |

**Table 6-52. Shared Reference Registers (Base Address: 01B0h)**

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| Shared reference control | REFCTL   | 00h    |

**Table 6-53. Port P1, P2 Registers (Base Address: 0200h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P1 input                  | P1IN     | 00h    |
| Port P1 output                 | P1OUT    | 02h    |
| Port P1 direction              | P1DIR    | 04h    |
| Port P1 pullup/pulldown enable | P1REN    | 06h    |
| Port P1 selection 0            | P1SEL0   | 0Ah    |
| Port P1 selection 1            | P1SEL1   | 0Ch    |
| Port P1 interrupt vector word  | P1IV     | 0Eh    |
| Port P1 complement selection   | P1SELC   | 16h    |
| Port P1 interrupt edge select  | P1IES    | 18h    |
| Port P1 interrupt enable       | P1IE     | 1Ah    |
| Port P1 interrupt flag         | P1IFG    | 1Ch    |
| Port P2 input                  | P2IN     | 01h    |
| Port P2 output                 | P2OUT    | 03h    |
| Port P2 direction              | P2DIR    | 05h    |
| Port P2 pullup/pulldown enable | P2REN    | 07h    |
| Port P2 selection 0            | P2SEL0   | 0Bh    |
| Port P2 selection 1            | P2SEL1   | 0Dh    |
| Port P2 complement selection   | P2SELC   | 17h    |
| Port P2 interrupt vector word  | P2IV     | 1Eh    |
| Port P2 interrupt edge select  | P2IES    | 19h    |
| Port P2 interrupt enable       | P2IE     | 1Bh    |
| Port P2 interrupt flag         | P2IFG    | 1Dh    |

**Table 6-54. Port P3, P4 Registers (Base Address: 0220h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P3 input                  | P3IN     | 00h    |
| Port P3 output                 | P3OUT    | 02h    |
| Port P3 direction              | P3DIR    | 04h    |
| Port P3 pullup/pulldown enable | P3REN    | 06h    |
| Port P3 selection 0            | P3SEL0   | 0Ah    |
| Port P3 selection 1            | P3SEL1   | 0Ch    |
| Port P3 interrupt vector word  | P3IV     | 0Eh    |

**Table 6-54. Port P3, P4 Registers (Base Address: 0220h) (continued)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P3 complement selection   | P3SELC   | 16h    |
| Port P3 interrupt edge select  | P3IES    | 18h    |
| Port P3 interrupt enable       | P3IE     | 1Ah    |
| Port P3 interrupt flag         | P3IFG    | 1Ch    |
| Port P4 input                  | P4IN     | 01h    |
| Port P4 output                 | P4OUT    | 03h    |
| Port P4 direction              | P4DIR    | 05h    |
| Port P4 pullup/pulldown enable | P4REN    | 07h    |
| Port P4 selection 0            | P4SEL0   | 0Bh    |
| Port P4 selection 1            | P4SEL1   | 0Dh    |
| Port P4 complement selection   | P4SELC   | 17h    |
| Port P4 interrupt vector word  | P4IV     | 1Eh    |
| Port P4 interrupt edge select  | P4IES    | 19h    |
| Port P4 interrupt enable       | P4IE     | 1Bh    |
| Port P4 interrupt flag         | P4IFG    | 1Dh    |

**Table 6-55. Port P5, P6 Registers (Base Address: 0240h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P5 input                  | P5IN     | 00h    |
| Port P5 output                 | P5OUT    | 02h    |
| Port P5 direction              | P5DIR    | 04h    |
| Port P5 pullup/pulldown enable | P5REN    | 06h    |
| Port P5 selection 0            | P5SEL0   | 0Ah    |
| Port P5 selection 1            | P5SEL1   | 0Ch    |
| Reserved                       |          | 0Eh    |
| Port P5 complement selection   | P5SELC   | 16h    |
| Reserved                       |          | 18h    |
| Reserved                       |          | 1Ah    |
| Reserved                       |          | 1Ch    |
| Port P6 input                  | P6IN     | 01h    |
| Port P6 output                 | P6OUT    | 03h    |
| Port P6 direction              | P6DIR    | 05h    |
| Port P6 pullup/pulldown enable | P6REN    | 07h    |
| Port P6 selection 0            | P6SEL0   | 0Bh    |
| Port P6 selection 1            | P6SEL1   | 0Dh    |
| Port P6 complement selection   | P6SELC   | 17h    |
| Reserved                       |          | 1Eh    |
| Reserved                       |          | 19h    |
| Reserved                       |          | 1Bh    |
| Reserved                       |          | 1Dh    |

**Table 6-56. Port P7, P8 Registers (Base Address: 0260h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P7 input                  | P7IN     | 00h    |
| Port P7 output                 | P7OUT    | 02h    |
| Port P7 direction              | P7DIR    | 04h    |
| Port P7 pullup/pulldown enable | P7REN    | 06h    |

**Table 6-56. Port P7, P8 Registers (Base Address: 0260h) (continued)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P7 selection 0            | P7SEL0   | 0Ah    |
| Port P7 selection 1            | P7SEL1   | 0Ch    |
| Reserved                       |          | 0Eh    |
| Port P7 complement selection   | P7SELC   | 16h    |
| Reserved                       |          | 18h    |
| Reserved                       |          | 1Ah    |
| Reserved                       |          | 1Ch    |
| Port P8 input                  | P8IN     | 01h    |
| Port P8 output                 | P8OUT    | 03h    |
| Port P8 direction              | P8DIR    | 05h    |
| Port P8 pullup/pulldown enable | P8REN    | 07h    |
| Port P8 selection 0            | P8SEL0   | 0Bh    |
| Port P8 selection 1            | P8SEL1   | 0Dh    |
| Port P8 complement selection   | P8SELC   | 17h    |
| Reserved                       |          | 1Eh    |
| Reserved                       |          | 19h    |
| Reserved                       |          | 1Bh    |
| Reserved                       |          | 1Dh    |

**Table 6-57. Port P9, P10 Registers (Base Address: 0280h)**

| REGISTER DESCRIPTION            | REGISTER | OFFSET |
|---------------------------------|----------|--------|
| Port P9 input                   | P9IN     | 00h    |
| Port P9 output                  | P9OUT    | 02h    |
| Port P9 direction               | P9DIR    | 04h    |
| Port P9 pullup/pulldown enable  | P9REN    | 06h    |
| Port P9 selection 0             | P9SEL0   | 0Ah    |
| Port P9 selection 1             | P9SEL1   | 0Ch    |
| Reserved                        |          | 0Eh    |
| Port P9 complement selection    | P9SELC   | 16h    |
| Reserved                        |          | 18h    |
| Reserved                        |          | 1Ah    |
| Reserved                        |          | 1Ch    |
| Port P10 input                  | P10IN    | 01h    |
| Port P10 output                 | P10OUT   | 03h    |
| Port P10 direction              | P10DIR   | 05h    |
| Port P10 pullup/pulldown enable | P10REN   | 07h    |
| Port P10 selection 0            | P10SEL0  | 0Bh    |
| Port P10 selection 1            | P10SEL1  | 0Dh    |
| Port P10 complement selection   | P10SELC  | 17h    |
| Reserved                        |          | 1Eh    |
| Reserved                        |          | 19h    |
| Reserved                        |          | 1Bh    |
| Reserved                        |          | 1Dh    |

**Table 6-58. Port J Registers (Base Address: 0320h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port PJ input                  | PJIN     | 00h    |
| Port PJ output                 | PJOUT    | 02h    |
| Port PJ direction              | PJDIR    | 04h    |
| Port PJ pullup/pulldown enable | PJREN    | 06h    |
| Port PJ selection 0            | PJSEL0   | 0Ah    |
| Port PJ selection 1            | PJSEL1   | 0Ch    |
| Port PJ complement selection   | PJSELC   | 16h    |

**Table 6-59. Timer\_A TA0 Registers (Base Address: 0340h)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA0 control                | TA0CTL   | 00h    |
| Capture/compare control 0  | TA0CCTL0 | 02h    |
| Capture/compare control 1  | TA0CCTL1 | 04h    |
| Capture/compare control 2  | TA0CCTL2 | 06h    |
| Capture/compare control 3  | TA0CCTL3 | 08h    |
| Capture/compare control 4  | TA0CCTL4 | 0Ah    |
| TA0 counter register       | TA0R     | 10h    |
| Capture/compare register 0 | TA0CCR0  | 12h    |
| Capture/compare register 1 | TA0CCR1  | 14h    |
| Capture/compare register 2 | TA0CCR2  | 16h    |
| Capture/compare register 3 | TA0CCR3  | 18h    |
| Capture/compare register 4 | TA0CCR4  | 1Ah    |
| TA0 expansion register 0   | TA0EX0   | 20h    |
| TA0 interrupt vector       | TA0IV    | 2Eh    |

**Table 6-60. Timer\_A TA1 Registers (Base Address: 0380h)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA1 control                | TA1CTL   | 00h    |
| Capture/compare control 0  | TA1CCTL0 | 02h    |
| Capture/compare control 1  | TA1CCTL1 | 04h    |
| Capture/compare control 2  | TA1CCTL2 | 06h    |
| TA1 counter register       | TA1R     | 10h    |
| Capture/compare register 0 | TA1CCR0  | 12h    |
| Capture/compare register 1 | TA1CCR1  | 14h    |
| Capture/compare register 2 | TA1CCR2  | 16h    |
| TA1 expansion register 0   | TA1EX0   | 20h    |
| TA1 interrupt vector       | TA1IV    | 2Eh    |

**Table 6-61. Timer\_B TB0 Registers (Base Address: 03C0h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB0 control               | TB0CTL   | 00h    |
| Capture/compare control 0 | TB0CCTL0 | 02h    |
| Capture/compare control 1 | TB0CCTL1 | 04h    |
| Capture/compare control 2 | TB0CCTL2 | 06h    |
| Capture/compare control 3 | TB0CCTL3 | 08h    |
| Capture/compare control 4 | TB0CCTL4 | 0Ah    |

**Table 6-61. Timer\_B TB0 Registers (Base Address: 03C0h) (continued)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| Capture/compare control 5  | TB0CCTL5 | 0Ch    |
| Capture/compare control 6  | TB0CCTL6 | 0Eh    |
| TB0 register               | TB0R     | 10h    |
| Capture/compare register 0 | TB0CCR0  | 12h    |
| Capture/compare register 1 | TB0CCR1  | 14h    |
| Capture/compare register 2 | TB0CCR2  | 16h    |
| Capture/compare register 3 | TB0CCR3  | 18h    |
| Capture/compare register 4 | TB0CCR4  | 1Ah    |
| Capture/compare register 5 | TB0CCR5  | 1Ch    |
| Capture/compare register 6 | TB0CCR6  | 1Eh    |
| TB0 expansion register 0   | TB0EX0   | 20h    |
| TB0 interrupt vector       | TB0IV    | 2Eh    |

**Table 6-62. Timer\_A TA2 Registers (Base Address: 0400h)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA2 control                | TA2CTL   | 00h    |
| Capture/compare control 0  | TA2CCTL0 | 02h    |
| Capture/compare control 1  | TA2CCTL1 | 04h    |
| TA2 register               | TA2R     | 10h    |
| Capture/compare register 0 | TA2CCR0  | 12h    |
| Capture/compare register 1 | TA2CCR1  | 14h    |
| TA2 expansion register 0   | TA2EX0   | 20h    |
| TA2 interrupt vector       | TA2IV    | 2Eh    |

**Table 6-63. Capacitive Touch IO 0 Registers (Base Address: 0430h)**

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| Capacitive Touch IO 0 control | CAPTIO0CTL | 0Eh    |

**Table 6-64. Timer\_A TA3 Registers (Base Address: 0440h)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA3 control                | TA3CTL   | 00h    |
| Capture/compare control 0  | TA3CCTL0 | 02h    |
| Capture/compare control 1  | TA3CCTL1 | 04h    |
| Capture/compare control 2  | TA3CCTL2 | 06h    |
| Capture/compare control 3  | TA3CCTL3 | 08h    |
| Capture/compare control 4  | TA3CCTL4 | 0Ah    |
| TA3 register               | TA3R     | 10h    |
| Capture/compare register 0 | TA3CCR0  | 12h    |
| Capture/compare register 1 | TA3CCR1  | 14h    |
| Capture/compare register 2 | TA3CCR2  | 16h    |
| Capture/compare register 3 | TA3CCR3  | 18h    |
| Capture/compare register 4 | TA3CCR4  | 1Ah    |
| TA3 expansion register 0   | TA3EX0   | 20h    |
| TA3 interrupt vector       | TA3IV    | 2Eh    |

**Table 6-65. Capacitive Touch IO 1 Registers (Base Address: 0470h)**

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| Capacitive Touch IO 1 control | CAPTIO1CTL | 0Eh    |

**Table 6-66. RTC\_C Registers (Base Address: 04A0h)**

| REGISTER DESCRIPTION               | REGISTER       | OFFSET |
|------------------------------------|----------------|--------|
| RTC control 0                      | RTCCTL0        | 00h    |
| RTC password                       | RTCPWD         | 01h    |
| RTC control 1                      | RTCCTL1        | 02h    |
| RTC control 3                      | RTCCTL3        | 03h    |
| RTC offset calibration             | RTCOCAL        | 04h    |
| RTC temperature compensation       | RTCTCMP        | 06h    |
| RTC prescaler 0 control            | RTCP0CTL       | 08h    |
| RTC prescaler 1 control            | RTCP1CTL       | 0Ah    |
| RTC prescaler 0                    | RTCP0          | 0Ch    |
| RTC prescaler 1                    | RTCP1          | 0Dh    |
| RTC interrupt vector word          | RTCIV          | 0Eh    |
| RTC seconds/counter register 1     | RTCSEC/RTCNT1  | 10h    |
| RTC minutes/counter register 2     | RTCMIN/RTCNT2  | 11h    |
| RTC hours/counter register 3       | RTCHOUR/RTCNT3 | 12h    |
| RTC day of week/counter register 4 | RTCDOW/RTCNT4  | 13h    |
| RTC days                           | RTCDAY         | 14h    |
| RTC month                          | RTCMON         | 15h    |
| RTC year                           | RTCYEAR        | 16h    |
| RTC alarm minutes                  | RTCAMIN        | 18h    |
| RTC alarm hours                    | RTCAHOUR       | 19h    |
| RTC alarm day of week              | RTCADOW        | 1Ah    |
| RTC alarm days                     | RTCADAY        | 1Bh    |
| Binary-to-BCD conversion register  | BIN2BCD        | 1Ch    |
| BCD-to-Binary conversion register  | BCD2BIN        | 1Eh    |

**Table 6-67. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)**

| REGISTER DESCRIPTION                                    | REGISTER | OFFSET |
|---------------------------------------------------------|----------|--------|
| 16-bit operand 1 – multiply                             | MPY      | 00h    |
| 16-bit operand 1 – signed multiply                      | MPYS     | 02h    |
| 16-bit operand 1 – multiply accumulate                  | MAC      | 04h    |
| 16-bit operand 1 – signed multiply accumulate           | MACS     | 06h    |
| 16-bit operand 2                                        | OP2      | 08h    |
| 16 × 16 result low word                                 | RESLO    | 0Ah    |
| 16 × 16 result high word                                | RESHI    | 0Ch    |
| 16 × 16 sum extension register                          | SUMEXT   | 0Eh    |
| 32-bit operand 1 – multiply low word                    | MPY32L   | 10h    |
| 32-bit operand 1 – multiply high word                   | MPY32H   | 12h    |
| 32-bit operand 1 – signed multiply low word             | MPYS32L  | 14h    |
| 32-bit operand 1 – signed multiply high word            | MPYS32H  | 16h    |
| 32-bit operand 1 – multiply accumulate low word         | MAC32L   | 18h    |
| 32-bit operand 1 – multiply accumulate high word        | MAC32H   | 1Ah    |
| 32-bit operand 1 – signed multiply accumulate low word  | MACS32L  | 1Ch    |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H  | 1Eh    |

**Table 6-67. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h) (continued)**

| REGISTER DESCRIPTION                      | REGISTER  | OFFSET |
|-------------------------------------------|-----------|--------|
| 32-bit operand 2 – low word               | OP2L      | 20h    |
| 32-bit operand 2 – high word              | OP2H      | 22h    |
| 32 × 32 result 0 – least significant word | RES0      | 24h    |
| 32 × 32 result 1                          | RES1      | 26h    |
| 32 × 32 result 2                          | RES2      | 28h    |
| 32 × 32 result 3 – most significant word  | RES3      | 2Ah    |
| MPY32 control register 0                  | MPY32CTL0 | 2Ch    |

**Table 6-68. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)**

| REGISTER DESCRIPTION                   | REGISTER | OFFSET |
|----------------------------------------|----------|--------|
| DMA channel 0 control                  | DMA0CTL  | 00h    |
| DMA channel 0 source address low       | DMA0SAL  | 02h    |
| DMA channel 0 source address high      | DMA0SAH  | 04h    |
| DMA channel 0 destination address low  | DMA0DAL  | 06h    |
| DMA channel 0 destination address high | DMA0DAH  | 08h    |
| DMA channel 0 transfer size            | DMA0SZ   | 0Ah    |
| DMA channel 1 control                  | DMA1CTL  | 00h    |
| DMA channel 1 source address low       | DMA1SAL  | 02h    |
| DMA channel 1 source address high      | DMA1SAH  | 04h    |
| DMA channel 1 destination address low  | DMA1DAL  | 06h    |
| DMA channel 1 destination address high | DMA1DAH  | 08h    |
| DMA channel 1 transfer size            | DMA1SZ   | 0Ah    |
| DMA channel 2 control                  | DMA2CTL  | 00h    |
| DMA channel 2 source address low       | DMA2SAL  | 02h    |
| DMA channel 2 source address high      | DMA2SAH  | 04h    |
| DMA channel 2 destination address low  | DMA2DAL  | 06h    |
| DMA channel 2 destination address high | DMA2DAH  | 08h    |
| DMA channel 2 transfer size            | DMA2SZ   | 0Ah    |
| DMA module control 0                   | DMACTL0  | 00h    |
| DMA module control 1                   | DMACTL1  | 02h    |
| DMA module control 2                   | DMACTL2  | 04h    |
| DMA module control 3                   | DMACTL3  | 06h    |
| DMA module control 4                   | DMACTL4  | 08h    |
| DMA interrupt vector                   | DMAIV    | 0Eh    |

**Table 6-69. MPU Control Registers (Base Address: 05A0h)**

| REGISTER DESCRIPTION                  | REGISTER   | OFFSET |
|---------------------------------------|------------|--------|
| MPU control 0                         | MPUCTL0    | 00h    |
| MPU control 1                         | MPUCTL1    | 02h    |
| MPU Segmentation Border 2             | MPUSEGB2   | 04h    |
| MPU Segmentation Border 1             | MPUSEGB1   | 06h    |
| MPU access management                 | MPUSAM     | 08h    |
| MPU IP control 0                      | MPUIPC0    | 0Ah    |
| MPU IP Encapsulation Segment Border 2 | MPUIPSEGB2 | 0Ch    |
| MPU IP Encapsulation Segment Border 1 | MPUIPSEGB1 | 0Eh    |

**Table 6-70. eUSCI\_A0 Registers (Base Address: 05C0h)**

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA0CTLW0  | 00h    |
| eUSCI_A control word 1        | UCA0CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA0BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA0BR1    | 07h    |
| eUSCI_A modulation control    | UCA0MCTLW  | 08h    |
| eUSCI_A status word           | UCA0STATW  | 0Ah    |
| eUSCI_A receive buffer        | UCA0RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA0TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA0ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA0IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA0IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA0IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA0IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA0IV     | 1Eh    |

**Table 6-71. eUSCI\_A1 Registers (Base Address:05E0h)**

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA1CTLW0  | 00h    |
| eUSCI_A control word 1        | UCA1CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA1BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA1BR1    | 07h    |
| eUSCI_A modulation control    | UCA1MCTLW  | 08h    |
| eUSCI_A status word           | UCA1STATW  | 0Ah    |
| eUSCI_A receive buffer        | UCA1RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA1TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA1ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA1IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA1IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA1IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA1IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA1IV     | 1Eh    |

**Table 6-72. eUSCI\_B0 Registers (Base Address: 0640h)**

| REGISTER DESCRIPTION           | REGISTER   | OFFSET |
|--------------------------------|------------|--------|
| eUSCI_B control word 0         | UCB0CTLW0  | 00h    |
| eUSCI_B control word 1         | UCB0CTLW1  | 02h    |
| eUSCI_B bit rate 0             | UCB0BR0    | 06h    |
| eUSCI_B bit rate 1             | UCB0BR1    | 07h    |
| eUSCI_B status word            | UCB0STATW  | 08h    |
| eUSCI_B byte counter threshold | UCB0TBCNT  | 0Ah    |
| eUSCI_B receive buffer         | UCB0RXBUF  | 0Ch    |
| eUSCI_B transmit buffer        | UCB0TXBUF  | 0Eh    |
| eUSCI_B I2C own address 0      | UCB0I2COA0 | 14h    |
| eUSCI_B I2C own address 1      | UCB0I2COA1 | 16h    |
| eUSCI_B I2C own address 2      | UCB0I2COA2 | 18h    |
| eUSCI_B I2C own address 3      | UCB0I2COA3 | 1Ah    |
| eUSCI_B received address       | UCB0ADDRX  | 1Ch    |

**Table 6-72. eUSCI\_B0 Registers (Base Address: 0640h) (continued)**

| REGISTER DESCRIPTION          | REGISTER    | OFFSET |
|-------------------------------|-------------|--------|
| eUSCI_B address mask          | UCB0ADDMASK | 1Eh    |
| eUSCI_B I2C slave address     | UCB0I2CSA   | 20h    |
| eUSCI_B interrupt enable      | UCB0IE      | 2Ah    |
| eUSCI_B interrupt flags       | UCB0IFG     | 2Ch    |
| eUSCI_B interrupt vector word | UCB0IV      | 2Eh    |

**Table 6-73. eUSCI\_B1 Registers (Base Address: 0680h)**

| REGISTER DESCRIPTION           | REGISTER    | OFFSET |
|--------------------------------|-------------|--------|
| eUSCI_B control word 0         | UCB1CTLW0   | 00h    |
| eUSCI_B control word 1         | UCB1CTLW1   | 02h    |
| eUSCI_B bit rate 0             | UCB1BR0     | 06h    |
| eUSCI_B bit rate 1             | UCB1BR1     | 07h    |
| eUSCI_B status word            | UCB1STATW   | 08h    |
| eUSCI_B byte counter threshold | UCB1TBCNT   | 0Ah    |
| eUSCI_B receive buffer         | UCB1RXBUF   | 0Ch    |
| eUSCI_B transmit buffer        | UCB1TXBUF   | 0Eh    |
| eUSCI_B I2C own address 0      | UCB1I2COA0  | 14h    |
| eUSCI_B I2C own address 1      | UCB1I2COA1  | 16h    |
| eUSCI_B I2C own address 2      | UCB1I2COA2  | 18h    |
| eUSCI_B I2C own address 3      | UCB1I2COA3  | 1Ah    |
| eUSCI_B received address       | UCB1ADDRX   | 1Ch    |
| eUSCI_B address mask           | UCB1ADDMASK | 1Eh    |
| eUSCI_B I2C slave address      | UCB1I2CSA   | 20h    |
| eUSCI_B interrupt enable       | UCB1IE      | 2Ah    |
| eUSCI_B interrupt flags        | UCB1IFG     | 2Ch    |
| eUSCI_B interrupt vector word  | UCB1IV      | 2Eh    |

**Table 6-74. ADC12\_B Registers (Base Address: 0800h)**

| REGISTER DESCRIPTION                              | REGISTER   | OFFSET |
|---------------------------------------------------|------------|--------|
| ADC12_B Control 0                                 | ADC12CTL0  | 00h    |
| ADC12_B Control 1                                 | ADC12CTL1  | 02h    |
| ADC12_B Control 2                                 | ADC12CTL2  | 04h    |
| ADC12_B Control 3                                 | ADC12CTL3  | 06h    |
| ADC12_B Window Comparator Low Threshold Register  | ADC12LO    | 08h    |
| ADC12_B Window Comparator High Threshold Register | ADC12HI    | 0Ah    |
| ADC12_B Interrupt Flag Register 0                 | ADC12IFGR0 | 0Ch    |
| ADC12_B Interrupt Flag Register 1                 | ADC12IFGR1 | 0Eh    |
| ADC12_B Interrupt Flag Register 2                 | ADC12IFGR2 | 10h    |
| ADC12_B Interrupt Enable Register 0               | ADC12IER0  | 12h    |
| ADC12_B Interrupt Enable Register 1               | ADC12IER1  | 14h    |
| ADC12_B Interrupt Enable Register 2               | ADC12IER2  | 16h    |
| ADC12_B Interrupt Vector                          | ADC12IV    | 18h    |
| ADC12_B Memory Control 0                          | ADC12MCTL0 | 20h    |
| ADC12_B Memory Control 1                          | ADC12MCTL1 | 22h    |
| ADC12_B Memory Control 2                          | ADC12MCTL2 | 24h    |
| ADC12_B Memory Control 3                          | ADC12MCTL3 | 26h    |
| ADC12_B Memory Control 4                          | ADC12MCTL4 | 28h    |

**Table 6-74. ADC12\_B Registers (Base Address: 0800h) (continued)**

| REGISTER DESCRIPTION      | REGISTER    | OFFSET |
|---------------------------|-------------|--------|
| ADC12_B Memory Control 5  | ADC12MCTL5  | 2Ah    |
| ADC12_B Memory Control 6  | ADC12MCTL6  | 2Ch    |
| ADC12_B Memory Control 7  | ADC12MCTL7  | 2Eh    |
| ADC12_B Memory Control 8  | ADC12MCTL8  | 30h    |
| ADC12_B Memory Control 9  | ADC12MCTL9  | 32h    |
| ADC12_B Memory Control 10 | ADC12MCTL10 | 34h    |
| ADC12_B Memory Control 11 | ADC12MCTL11 | 36h    |
| ADC12_B Memory Control 12 | ADC12MCTL12 | 38h    |
| ADC12_B Memory Control 13 | ADC12MCTL13 | 3Ah    |
| ADC12_B Memory Control 14 | ADC12MCTL14 | 3Ch    |
| ADC12_B Memory Control 15 | ADC12MCTL15 | 3Eh    |
| ADC12_B Memory Control 16 | ADC12MCTL16 | 40h    |
| ADC12_B Memory Control 17 | ADC12MCTL17 | 42h    |
| ADC12_B Memory Control 18 | ADC12MCTL18 | 44h    |
| ADC12_B Memory Control 19 | ADC12MCTL19 | 46h    |
| ADC12_B Memory Control 20 | ADC12MCTL20 | 48h    |
| ADC12_B Memory Control 21 | ADC12MCTL21 | 4Ah    |
| ADC12_B Memory Control 22 | ADC12MCTL22 | 4Ch    |
| ADC12_B Memory Control 23 | ADC12MCTL23 | 4Eh    |
| ADC12_B Memory Control 24 | ADC12MCTL24 | 50h    |
| ADC12_B Memory Control 25 | ADC12MCTL25 | 52h    |
| ADC12_B Memory Control 26 | ADC12MCTL26 | 54h    |
| ADC12_B Memory Control 27 | ADC12MCTL27 | 56h    |
| ADC12_B Memory Control 28 | ADC12MCTL28 | 58h    |
| ADC12_B Memory Control 29 | ADC12MCTL29 | 5Ah    |
| ADC12_B Memory Control 30 | ADC12MCTL30 | 5Ch    |
| ADC12_B Memory Control 31 | ADC12MCTL31 | 5Eh    |
| ADC12_B Memory 0          | ADC12MEM0   | 60h    |
| ADC12_B Memory 1          | ADC12MEM1   | 62h    |
| ADC12_B Memory 2          | ADC12MEM2   | 64h    |
| ADC12_B Memory 3          | ADC12MEM3   | 66h    |
| ADC12_B Memory 4          | ADC12MEM4   | 68h    |
| ADC12_B Memory 5          | ADC12MEM5   | 6Ah    |
| ADC12_B Memory 6          | ADC12MEM6   | 6Ch    |
| ADC12_B Memory 7          | ADC12MEM7   | 6Eh    |
| ADC12_B Memory 8          | ADC12MEM8   | 70h    |
| ADC12_B Memory 9          | ADC12MEM9   | 72h    |
| ADC12_B Memory 10         | ADC12MEM10  | 74h    |
| ADC12_B Memory 11         | ADC12MEM11  | 76h    |
| ADC12_B Memory 12         | ADC12MEM12  | 78h    |
| ADC12_B Memory 13         | ADC12MEM13  | 7Ah    |
| ADC12_B Memory 14         | ADC12MEM14  | 7Ch    |
| ADC12_B Memory 15         | ADC12MEM15  | 7Eh    |
| ADC12_B Memory 16         | ADC12MEM16  | 80h    |
| ADC12_B Memory 17         | ADC12MEM17  | 82h    |
| ADC12_B Memory 18         | ADC12MEM18  | 84h    |
| ADC12_B Memory 19         | ADC12MEM19  | 86h    |

**Table 6-74. ADC12\_B Registers (Base Address: 0800h) (continued)**

| REGISTER DESCRIPTION | REGISTER   | OFFSET |
|----------------------|------------|--------|
| ADC12_B Memory 20    | ADC12MEM20 | 88h    |
| ADC12_B Memory 21    | ADC12MEM21 | 8Ah    |
| ADC12_B Memory 22    | ADC12MEM22 | 8Ch    |
| ADC12_B Memory 23    | ADC12MEM23 | 8Eh    |
| ADC12_B Memory 24    | ADC12MEM24 | 90h    |
| ADC12_B Memory 25    | ADC12MEM25 | 92h    |
| ADC12_B Memory 26    | ADC12MEM26 | 94h    |
| ADC12_B Memory 27    | ADC12MEM27 | 96h    |
| ADC12_B Memory 28    | ADC12MEM28 | 98h    |
| ADC12_B Memory 29    | ADC12MEM29 | 9Ah    |
| ADC12_B Memory 30    | ADC12MEM30 | 9Ch    |
| ADC12_B Memory 31    | ADC12MEM31 | 9Eh    |

**Table 6-75. Comparator\_E Registers (Base Address: 08C0h)**

| REGISTER DESCRIPTION             | REGISTER | OFFSET |
|----------------------------------|----------|--------|
| Comparator control register 0    | CECTL0   | 00h    |
| Comparator control register 1    | CECTL1   | 02h    |
| Comparator control register 2    | CECTL2   | 04h    |
| Comparator control register 3    | CECTL3   | 06h    |
| Comparator interrupt register    | CEINT    | 0Ch    |
| Comparator interrupt vector word | CEIV     | 0Eh    |

**Table 6-76. CRC32 Registers (Base Address: 0980h)**

| REGISTER DESCRIPTION                   | REGISTER      | OFFSET |
|----------------------------------------|---------------|--------|
| CRC32 data input                       | CRC32DIW0     | 00h    |
| Reserved                               |               | 02h    |
| Reserved                               |               | 04h    |
| CRC32 data input reverse               | CRC32DIRBW0   | 06h    |
| CRC32 initialization and result word 0 | CRC32INIRESW0 | 08h    |
| CRC32 initialization and result word 1 | CRC32INIRESW1 | 0Ah    |
| CRC32 result reverse word 1            | CRC32RESRW1   | 0Ch    |
| CRC32 result reverse word 0            | CRC32RESRW1   | 0Eh    |
| CRC16 data input                       | CRC16DIW0     | 10h    |
| Reserved                               |               | 12h    |
| Reserved                               |               | 14h    |
| CRC16 data input reverse               | CRC16DIRBW0   | 16h    |
| CRC16 initialization and result word 0 | CRC16INIRESW0 | 18h    |
| Reserved                               |               | 1Ah    |
| Reserved                               |               | 1Ch    |
| CRC16 result reverse word 0            | CRC16RESRW1   | 1Eh    |
| Reserved                               |               | 20h    |
| Reserved                               |               | 22h    |
| Reserved                               |               | 24h    |
| Reserved                               |               | 26h    |
| Reserved                               |               | 28h    |
| Reserved                               |               | 2Ah    |
| Reserved                               |               | 2Ch    |

**Table 6-76. CRC32 Registers (Base Address: 0980h) (continued)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Reserved             |          | 2Eh    |

**Table 6-77. AES Accelerator Registers (Base Address: 09C0h)**

| REGISTER DESCRIPTION                                | REGISTER | OFFSET |
|-----------------------------------------------------|----------|--------|
| AES accelerator control register 0                  | AESACTL0 | 00h    |
| Reserved                                            |          | 02h    |
| AES accelerator status register                     | AESASTAT | 04h    |
| AES accelerator key register                        | AESAKEY  | 06h    |
| AES accelerator data in register                    | AESADIN  | 008h   |
| AES accelerator data out register                   | AESADOUT | 00Ah   |
| AES accelerator XORed data in register              | AESAXDIN | 00Ch   |
| AES accelerator XORed data in register (no trigger) | AESAXIN  | 00Eh   |

**Table 6-78. LCD\_C Registers (Base Address: 0A00h)**

| REGISTER DESCRIPTION               | REGISTER    | OFFSET |
|------------------------------------|-------------|--------|
| LCD_C control register 0           | LCDCCCTL0   | 000h   |
| LCD_C control register 1           | LCDCCCTL1   | 002h   |
| LCD_C blinking control register    | LCD_CBLKCTL | 004h   |
| LCD_C memory control register      | LCD_CMEMCTL | 006h   |
| LCD_C voltage control register     | LCD_CVCTL   | 008h   |
| LCD_C port control 0               | LCD_CPCTL0  | 00Ah   |
| LCD_C port control 1               | LCD_CPCTL1  | 00Ch   |
| LCD_C port control 2               | LCD_CPCTL2  | 00Eh   |
| LCD_C charge pump control register | LCD_CCPCTL  | 012h   |
| LCD_C interrupt vector             | LCD_CIV     | 01Eh   |
| <b>Static and 2 to 4 mux modes</b> |             |        |
| LCD_C memory 1                     | LCDM1       | 020h   |
| LCD_C memory 2                     | LCDM2       | 021h   |
| LCD_C memory 3                     | LCDM3       | 022h   |
| LCD_C memory 4                     | LCDM4       | 023h   |
| LCD_C memory 5                     | LCDM5       | 024h   |
| LCD_C memory 6                     | LCDM6       | 025h   |
| LCD_C memory 7                     | LCDM7       | 026h   |
| LCD_C memory 8                     | LCDM8       | 027h   |
| LCD_C memory 9                     | LCDM9       | 028h   |
| LCD_C memory 10                    | LCDM10      | 029h   |
| LCD_C memory 11                    | LCDM11      | 02Ah   |
| LCD_C memory 12                    | LCDM12      | 02Bh   |
| LCD_C memory 13                    | LCDM13      | 02Ch   |
| LCD_C memory 14                    | LCDM14      | 02Dh   |
| LCD_C memory 15                    | LCDM15      | 02Eh   |
| LCD_C memory 16                    | LCDM16      | 02Fh   |
| LCD_C memory 17                    | LCDM17      | 030h   |
| LCD_C memory 18                    | LCDM18      | 031h   |
| LCD_C memory 19                    | LCDM19      | 032h   |
| LCD_C memory 20                    | LCDM20      | 033h   |
| LCD_C memory 21                    | LCDM21      | 034h   |

**Table 6-78. LCD\_C Registers (Base Address: 0A00h) (continued)**

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| LCD_C memory 22          | LCDM22   | 035h   |
| Reserved                 |          | 036h   |
| Reserved                 |          | 037h   |
| LCD_C blinking memory 1  | LCDBM1   | 040h   |
| LCD_C blinking memory 2  | LCDBM2   | 041h   |
| LCD_C blinking memory 3  | LCDBM3   | 042h   |
| LCD_C blinking memory 4  | LCDBM4   | 043h   |
| LCD_C blinking memory 5  | LCDBM5   | 044h   |
| LCD_C blinking memory 6  | LCDBM6   | 045h   |
| LCD_C blinking memory 7  | LCDBM7   | 046h   |
| LCD_C blinking memory 8  | LCDBM8   | 047h   |
| LCD_C blinking memory 9  | LCDBM9   | 048h   |
| LCD_C blinking memory 10 | LCDBM10  | 049h   |
| LCD_C blinking memory 11 | LCDBM11  | 04Ah   |
| LCD_C blinking memory 12 | LCDBM12  | 04Bh   |
| LCD_C blinking memory 13 | LCDBM13  | 04Ch   |
| LCD_C blinking memory 14 | LCDBM14  | 04Dh   |
| LCD_C blinking memory 15 | LCDBM15  | 04Eh   |
| LCD_C blinking memory 16 | LCDBM16  | 04Fh   |
| LCD_C blinking memory 17 | LCDBM17  | 050h   |
| LCD_C blinking memory 18 | LCDBM18  | 051h   |
| LCD_C blinking memory 19 | LCDBM19  | 052h   |
| LCD_C blinking memory 20 | LCDBM20  | 053h   |
| LCD_C blinking memory 21 | LCDBM21  | 054h   |
| LCD_C blinking memory 22 | LCDBM22  | 055h   |
| Reserved                 |          | 056h   |
| Reserved                 |          | 057h   |
| <b>5 to 8 mux modes</b>  |          |        |
| LCD_C memory 1           | LCDM1    | 020h   |
| LCD_C memory 2           | LCDM2    | 021h   |
| LCD_C memory 3           | LCDM3    | 022h   |
| LCD_C memory 4           | LCDM4    | 023h   |
| LCD_C memory 5           | LCDM5    | 024h   |
| LCD_C memory 6           | LCDM6    | 025h   |
| LCD_C memory 7           | LCDM7    | 026h   |
| LCD_C memory 8           | LCDM8    | 027h   |
| LCD_C memory 9           | LCDM9    | 028h   |
| LCD_C memory 10          | LCDM10   | 029h   |
| LCD_C memory 11          | LCDM11   | 02Ah   |
| LCD_C memory 12          | LCDM12   | 02Bh   |
| LCD_C memory 13          | LCDM13   | 02Ch   |
| LCD_C memory 14          | LCDM14   | 02Dh   |
| LCD_C memory 15          | LCDM15   | 02Eh   |
| LCD_C memory 16          | LCDM16   | 02Fh   |
| LCD_C memory 17          | LCDM17   | 030h   |
| LCD_C memory 18          | LCDM18   | 031h   |
| LCD_C memory 19          | LCDM19   | 032h   |

**Table 6-78. LCD\_C Registers (Base Address: 0A00h) (continued)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| LCD_C memory 20      | LCDM20   | 033h   |
| LCD_C memory 21      | LCDM21   | 034h   |
| LCD_C memory 22      | LCDM22   | 035h   |
| LCD_C memory 23      | LCDM23   | 036h   |
| LCD_C memory 24      | LCDM24   | 037h   |
| LCD_C memory 25      | LCDM25   | 038h   |
| LCD_C memory 26      | LCDM26   | 039h   |
| LCD_C memory 27      | LCDM27   | 03Ah   |
| LCD_C memory 28      | LCDM28   | 03Bh   |
| LCD_C memory 29      | LCDM29   | 03Ch   |
| LCD_C memory 30      | LCDM30   | 03Dh   |
| LCD_C memory 31      | LCDM31   | 03Eh   |
| LCD_C memory 32      | LCDM32   | 03Fh   |
| LCD_C memory 33      | LCDM33   | 040h   |
| LCD_C memory 34      | LCDM34   | 041h   |
| LCD_C memory 35      | LCDM35   | 042h   |
| LCD_C memory 36      | LCDM36   | 043h   |
| LCD_C memory 37      | LCDM37   | 044h   |
| LCD_C memory 38      | LCDM38   | 045h   |
| LCD_C memory 39      | LCDM39   | 046h   |
| LCD_C memory 40      | LCDM40   | 047h   |
| LCD_C memory 41      | LCDM41   | 048h   |
| LCD_C memory 42      | LCDM42   | 049h   |
| LCD_C memory 43      | LCDM43   | 04Ah   |

## 6.14 Identification

### 6.14.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see [Section 8.2](#).

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in [Section 6.12](#).

### 6.14.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see [Section 8.2](#).

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in [Section 6.12](#).

### 6.14.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the *MSP430 Programming Via the JTAG Interface User's Guide* ([SLAU320](#)).

## 7 Applications, Implementation, and Layout

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 7.1 Device Connection and Layout Fundamentals

This section discusses the recommended guidelines when designing with the MSP430. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

#### 7.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 1- $\mu$ F plus a 100-nF low-ESR ceramic decoupling capacitor to each AVCC and DVCC pin. Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters). Additionally, separated grounds with a single-point connection are recommended for better noise isolation from digital to analog circuits on the board and are especially recommended to achieve high analog accuracy.




Figure 7-1. Power Supply Decoupling

#### 7.1.2 External Oscillator

Depending on the device variant (see [Section 3](#)), the device can support a low-frequency crystal (32 kHz) on the LFXT pins, a high-frequency crystal on the HFXT pins, or both. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the associated LFXOUT and HFXOUT pins can be used for other purposes. If they are left unused, they must be terminated according to [Section 4.6](#).

[Figure 7-2](#) shows a typical connection diagram.




Figure 7-2. Typical Crystal Connection


See the application report *MSP430 32-kHz Crystal Oscillators* ([SLAA322](#)) for more information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.

### 7.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. [Figure 7-3](#) shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. [Figure 7-4](#) shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).


The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply VCC to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a VCC sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The VCC-sense feature senses the local VCC present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. [Figure 7-3](#) and [Figure 7-4](#) show a jumper block that supports both scenarios of supplying VCC to the target board. If this flexibility is not required, the desired VCC connections may be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.

For additional design information regarding the JTAG interface, see the *MSP430 Hardware Tools User's Guide* ([SLAU278](#)).



- If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- The upper limit for C1 is 2.2 nF when using current TI tools.

**Figure 7-3. Signal Connections for 4-Wire JTAG Communication**



- Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- The device  $\overline{\text{RST}}/\text{NMI}/\text{SBWTIO}$  pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 2.2 nF when using current TI tools.

Figure 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

### 7.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR),  $\text{SFRRPCR}$ .

In reset mode, the  $\overline{\text{RST}}/\text{NMI}$  pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting  $\text{SYSNMI}$  causes the  $\overline{\text{RST}}/\text{NMI}$  pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by  $\text{SYSNMIIES}$ . Setting the  $\text{NMIIE}$  enables the interrupt of the external NMI. When an external NMI event occurs, the  $\text{NMIIFG}$  is set.

The  $\overline{\text{RST}}/\text{NMI}$  pin can have either a pullup or pulldown that is enabled or not.  $\text{SYSRSTUP}$  selects either pullup or pulldown, and  $\text{SYSRSTRE}$  causes the pullup (default) or pulldown to be enabled (default) or not. If the  $\overline{\text{RST}}/\text{NMI}$  pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-k $\Omega$  pullup resistor to the  $\overline{\text{RST}}/\text{NMI}$  pin with a 2.2-nF pulldown capacitor. The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

See the *MSP430FR58xx*, *MSP430FR59xx*, *MSP430FR68xx*, and *MSP430FR69xx* Family User's Guide ([SLAU367](#)) for more information on the referenced control registers and bits.

### 7.1.5 Unused Pins

For details on the connection of unused pins, see [Section 4.6](#).

### 7.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See the application report *MSP430 32-kHz Crystal Oscillators* ([SLAA322](#)) for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit.
- Refer to the *Circuit Board Layout Techniques* design guide ([SLOA089](#)) for a detailed discussion of PCB layout considerations. This document is written primarily about op amps, but the guidelines are generally applicable for all mixed-signal applications.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See the application report *MSP430 System-Level ESD Considerations* ([SLAA530](#)) for guidelines.

### 7.1.7 Do's and Don'ts

TI recommends powering the AVCC and DVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in the [Absolute Maximum Ratings](#) section. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

## 7.2 Peripheral- and Interface-Specific Design Information

### 7.2.1 ADC12\_B Peripheral

#### 7.2.1.1 Partial Schematic




Figure 7-5. ADC12\_B Grounding and Noise Considerations

#### 7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in [Section 7.1.1](#) combined with the connections shown in [Section 7.2.1.1](#) prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. A noise-free design using separate analog and digital ground planes with a single-point connection is recommend to achieve high accuracy.

Figure 7-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as specified in the Reference module's  $I_{O(VREF+)}$  specification.

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10- $\mu$ F capacitor is used to buffer the reference pin and filter any low-frequency ripple. A bypass capacitor of 4.7  $\mu$ F is used to filter out any high frequency noise.

### 7.2.1.3 Detailed Design Procedure

For additional design information, see the application report *Designing With the MSP430FR58xx, FR59xx, FR68xx, and FR69xx ADC* ([SLAA624](#)).

### 7.2.1.4 Layout Guidelines

Component that are shown in the partial schematic (see Figure 7-5) should be placed as close as possible to the respective device pins. Avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

If differential mode is used for the ADC12\_B, the analog differential input signals must be routed closely together to minimize the effect of noise on the resulting signal.

## 7.2.2 LCD\_C Peripheral

### 7.2.2.1 Partial Schematic

Required LCD connections greatly vary by the type of display that is used (static or multiplexed), whether external or internal biasing is used, and also whether the on-chip charge pump is employed. For any display used, there is flexibility as to how the segment (Sx) and common (COMx) signals are connected to the MCU which (assuming that the correct choices are made) can be advantageous for the PCB layout and for the design of the application software.

Because LCD connections are application specific, it is difficult to provide a single one-fits-all schematic. However, for an example of connecting a 4-mux LCD with 40 segment lines that has a total of  $4 \times 40 = 160$  individually addressable LCD segments to an MSP430FR6989, see the Gas or Water Meter with 2 LC Sensors Reference Design ([TIDM-LC-WATERMTR](#)).

### 7.2.2.2 Design Requirements

Due to the flexibility of the LCD\_C peripheral module to accommodate various segment-based LCDs, selecting the right display for the application in combination with determining specific design requirements is often an iterative process. There can be well-defined requirements in terms of how many individually addressable LCD segments need to be controlled, what the requirements for LCD contrast are, which device pins are available for LCD use and which are required by other application functions, and what the power budget is, to name just a few. TI strongly recommends reviewing the LCD\_C peripheral module chapter in the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide* ([SLAU367](#)) during the initial design requirements and decision process. The following table provides a brief overview over different choices that can be made and their impact.

| OPTION OR FEATURE        | IMPACT OR USE CASE                                                                                                                                                                                                                                                                                                                                                                                          |
|--------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Multiplexed LCD          | <ul style="list-style-type: none"> <li>• Enable displays with more segments</li> <li>• Use fewer device pins</li> <li>• LCD contrast decreases as mux level increases</li> <li>• Power consumption increases with mux level</li> <li>• Requires multiple intermediate bias voltages</li> </ul>                                                                                                              |
| Static LCD               | <ul style="list-style-type: none"> <li>• Limited number of segments that can be addressed</li> <li>• Use a relatively large number of device pins</li> <li>• Use the least amount of power</li> <li>• Use only V<sub>CC</sub> and GND to drive LCD signals</li> </ul>                                                                                                                                       |
| Internal Bias Generation | <ul style="list-style-type: none"> <li>• Simpler solution – no external circuitry</li> <li>• Independent of V<sub>LCD</sub> source</li> <li>• Somewhat higher power consumption</li> </ul>                                                                                                                                                                                                                  |
| External Bias Generation | <ul style="list-style-type: none"> <li>• Requires external resistor ladder divider</li> <li>• Resistor size depends on display</li> <li>• Ability to adjust drive strength to optimize tradeoff between power consumption and good drive of large segments (high capacitive load)</li> <li>• External resistor ladder divider can be stabilized through capacitors to reduce ripple</li> </ul>              |
| Internal Charge Pump     | <ul style="list-style-type: none"> <li>• Helps ensure a constant level of contrast despite decaying supply voltage conditions (battery-powered applications)</li> <li>• Programmable voltage levels allow software-driven contrast control</li> <li>• Requires an external capacitor on the LCDCAP pin</li> <li>• Higher current consumption than simply using V<sub>CC</sub> for the LCD driver</li> </ul> |

### 7.2.2.3 Detailed Design Procedure

A major component in designing the LCD solution is determining the exact connections between the LCD\_C peripheral module and the display itself. Two basic design processes can be employed for this step, although in reality often a balanced co-design approach is recommended:

- PCB layout-driven design
- Software-driven design

In the PCB layout-driven design process, the segment Sx and common COMx signals are connected to respective MSP430 device pins so that the routing of the PCB can be optimized to minimize signal crossings and to keep signals on one side of the PCB only, typically the top layer. For example, using a multiplexed LCD, it is possible to arbitrarily connect the Sx and COMx signals between the LCD and the MSP430 device as long as segment lines are swapped with segment lines and common lines are swapped with common lines. It is also possible to not contiguously connect all segment lines but rather skip LCD\_C module segment connections to optimize layout or to allow access to other functions that may be multiplexed on a particular device port pin. Employing a purely layout-driven design approach, however, can result in the LCD\_C module control bits that are responsible for turning on and off segments to appear scattered throughout the memory map of the LCD controller (LCDMx registers). This approach potentially places a rather large burden on the software design that may also result in increased energy consumption due to the computational overhead required to work with the LCD.

The other extreme is a purely software-driven approach that starts with the idea that control bits for LCD segments that are frequently turned on and off together should be co-located in memory in the same LCDMx register or in adjacent registers. For example, in case of a 4-mux display that contains several 7-segment digits, from a software perspective it can be very desirable to control all 7 segments of each digit through a single byte-wide access to an LCDMx register. And consecutive segments are mapped to consecutive LCDMx registers. This allows use of simple look-up tables or software loops to output numbers on an LCD, reducing computational overhead and optimizing the energy consumption of an application. Establishing of the most convenient memory layout needs to be performed in conjunction with the specific LCD that is being used to understand its design constraints in terms of which segment and which common signals are connected to, for example, a digit.

For design information regarding the LCD controller input voltage selection including internal and external options, contrast control, and bias generation, refer to the LCD\_C controller chapter in the *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide* ([SLAU367](#)).

For additional design information, see the application report *Designing With MSP430 and Segment LCD* ([SLAA654](#)).

### 7.2.2.4 Layout Guidelines

LCD segment (Sx) and common (COMx) signal traces are continuously switching while the LCD is enabled and should, therefore, be kept away from sensitive analog signals such as ADC inputs to prevent any noise coupling. TI recommends keeping the LCD signal traces on one side of the PCB grouped together in a bus-like fashion. A ground plane underneath the LCD traces and guard traces employed alongside the LCD traces can provide shielding.

If the internal charge pump of the LCD module is used, the externally provided capacitor on the LCDCAP pin should be located as close as possible to the MCU. The capacitor should be connected to the device using a short and direct trace and also have a solid connection to the ground plane that is supplying the V<sub>SS</sub> pins of the MCU.

For an example layout of connecting a 4-mux LCD with 40 segments to an MSP430FR6989 and using the charge pump feature, see the Gas or Water Meter With Two LC Sensors reference design ([TIDM-LC-WATERMTR](#)).

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Development Tools Support

All MSP430™ microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at [www.ti.com/msp430tools](http://www.ti.com/msp430tools).

##### 8.1.1.1 Hardware Features

See the *Code Composer Studio for MSP430 User's Guide* ([SLAU157](#)) for details on the available features. See the application reports *Advanced Debugging Using the Enhanced Emulation Module (EEM) With Code Composer Studio Version 6* ([SLAA393](#)) and *MSP430™ Advanced Power Optimizations: ULP Advisor™ and EnergyTrace™ Technology* ([SLAA603](#)) for further usage information.

| MSP430 Architecture | 4-Wire JTAG | 2-Wire JTAG | Break-points (N) | Range Break-points | Clock Control | State Sequencer | Trace Buffer | LPMx.5 Debugging Support | Energy Trace++ |
|---------------------|-------------|-------------|------------------|--------------------|---------------|-----------------|--------------|--------------------------|----------------|
| MSP430Xv2           | Yes         | Yes         | 3                | Yes                | Yes           | No              | No           | Yes                      | Yes            |

EnergyTrace technology is supported with Code Composer Studio version 6.0 and newer. It requires specialized debugger circuitry, which is supported with the second-generation on-board eZ-FET flash emulation tool and second-generation standalone MSP-FET JTAG emulator. See the *MSP430™ Advanced Power Optimizations: ULP Advisor™ and EnergyTrace™ Technology* ([SLAA603](#)) application report, the *Code Composer Studio for MSP430 User's Guide* ([SLAU157](#)), and the *MSP430 Hardware Tools User's Guide* ([SLAU278](#)) for more detailed information.

##### 8.1.1.2 Recommended Hardware Options

###### 8.1.1.2.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages. See the *MSP430 Hardware Tools User's Guide* ([SLAU278](#)) for board design information.

| Package           | Target Board and Programmer Bundle | Target Board Only               |
|-------------------|------------------------------------|---------------------------------|
| 100-pin LQFP (PZ) | <a href="#">MSP-FET430U100D</a>    | <a href="#">MSP-TS430PZ100D</a> |

###### 8.1.1.2.2 Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See [www.ti.com/msp430tools](http://www.ti.com/msp430tools) for details.

###### 8.1.1.2.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third-party suppliers. See the full list of available tools at [www.ti.com/msp430tools](http://www.ti.com/msp430tools).

| Part Number                   | PC Port | Features                                                                                                                                                | Provider          |
|-------------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| <a href="#">MSP-FET</a>       | USB     | Fast download and debugging. Supports EnergyTrace++ Technology. Compatible with 4-wire JTAG and 2-wire Spy-Bi-Wire (SBW) JTAG modes. Small form factor. | Texas Instruments |
| <a href="#">MSP-FET430UIF</a> | USB     | Legacy interface – superseded by MSP-FET. Compatible with 4-wire JTAG and 2-wire Spy-Bi-Wire (SBW) JTAG modes.                                          | Texas Instruments |

#### 8.1.1.2.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

| Part Number              | PC Port        | Features                                                            | Provider          |
|--------------------------|----------------|---------------------------------------------------------------------|-------------------|
| <a href="#">MSP-GANG</a> | Serial and USB | Program up to eight devices at a time. Works with PC or standalone. | Texas Instruments |

#### 8.1.1.3 Recommended Software Options

##### 8.1.1.3.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open-source solutions are also available. See the full list of available tools at [www.ti.com/msp430tools](http://www.ti.com/msp430tools).

This device is supported by the [Code Composer Studio™ IDE \(CCS\)](#).

See the MSP Debug Stack (MSPDS) landing page ([www.ti.com/mspds](http://www.ti.com/mspds)) for useful information about debugging tools.

##### 8.1.1.3.2 MSP430Ware™ Software

[MSP430Ware](#) software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a standalone package.

##### 8.1.1.3.3 Command-Line Programmer

[MSP430 Flasher](#) is an open-source, shell-based interface for programming MSP430 microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 microcontroller without the need for an IDE.

#### 8.1.2 Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430FR69891). Texas Instruments recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

**XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

**PMS** – Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

**MSP** – Fully qualified production device

Support tool development evolutionary flow:

**MSPX** – Development-support product that has not yet completed Texas Instruments internal qualification testing.

**MSP** – Fully-qualified development-support product


XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZ) and temperature range (for example, I). [Figure 8-1](#) provides a legend for reading the complete device name for any family member.



NOTE: This figure does not represent a complete list of the available features and options, and does not indicate that all of these features and options are available for a given device or family.

**Figure 8-1. Device Nomenclature – Part Number Decoder**

## 8.2 Documentation Support

The following documents describe the MSP430FR697x(1) and MSP430FR692x(1) microcontrollers. Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com).

[SLAU367](#) *MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide.* Detailed description of all modules and peripherals available in this device family.

[SLAZ621](#) *MSP430FR6979 Device Erratasheet.* Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[SLAZ622](#) *MSP430FR69791 Device Erratasheet.* Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[SLAZ620](#) *MSP430FR6977 Device Erratasheet.* Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[SLAZ619](#) *MSP430FR6928 Device Erratasheet.* Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[SLAZ617](#) *MSP430FR6927 Device Erratasheet.* Describes the known exceptions to the functional specifications for all silicon revisions of this device.

[SLAZ618](#) *MSP430FR69271 Device Erratasheet.* Describes the known exceptions to the functional specifications for all silicon revisions of this device.

### 8.2.1 Related Links

Table 8-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 8-1. Related Links**

| PARTS         | PRODUCT FOLDER             | SAMPLE & BUY               | TECHNICAL DOCUMENTS        | TOOLS & SOFTWARE           | SUPPORT & COMMUNITY        |
|---------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| MSP430FR6979  | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430FR69791 | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430FR6977  | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430FR6928  | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430FR6927  | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430FR69271 | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |

## 8.2.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### [TI E2E™ Community](#)

*TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

### [TI Embedded Processors Wiki](#)

*Texas Instruments Embedded Processors Wiki.* Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

## 8.3 Trademarks

EnergyTrace++, MSP430, Code Composer Studio, MSP430Ware, E2E are trademarks of Texas Instruments.

Microsoft is a registered trademark of Microsoft Corporation.

All other trademarks are the property of their respective owners.

## 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.5 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

## 8.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

# 9 Mechanical, Packaging, and Orderable Information

## 9.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device   | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430FR69271IPM   | ACTIVE        | LQFP         | PM                 | 64   | 160            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69271                 | <a href="#">Samples</a> |
| MSP430FR69271IPMR  | ACTIVE        | LQFP         | PM                 | 64   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69271                 | <a href="#">Samples</a> |
| MSP430FR69271IRGCR | ACTIVE        | VQFN         | RGC                | 64   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69271                 | <a href="#">Samples</a> |
| MSP430FR69271IRGCT | ACTIVE        | VQFN         | RGC                | 64   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69271                 | <a href="#">Samples</a> |
| MSP430FR6927IPM    | ACTIVE        | LQFP         | PM                 | 64   | 160            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6927                  | <a href="#">Samples</a> |
| MSP430FR6927IPMR   | ACTIVE        | LQFP         | PM                 | 64   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6927                  | <a href="#">Samples</a> |
| MSP430FR6927IRGCR  | ACTIVE        | VQFN         | RGC                | 64   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6927                  | <a href="#">Samples</a> |
| MSP430FR6927IRGCT  | ACTIVE        | VQFN         | RGC                | 64   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6927                  | <a href="#">Samples</a> |
| MSP430FR6928IPM    | ACTIVE        | LQFP         | PM                 | 64   | 160            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6928                  | <a href="#">Samples</a> |
| MSP430FR6928IPMR   | ACTIVE        | LQFP         | PM                 | 64   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6928                  | <a href="#">Samples</a> |
| MSP430FR6977IPN    | ACTIVE        | LQFP         | PN                 | 80   | 119            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6977                  | <a href="#">Samples</a> |
| MSP430FR6977IPNR   | ACTIVE        | LQFP         | PN                 | 80   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6977                  | <a href="#">Samples</a> |
| MSP430FR6977IPZ    | ACTIVE        | LQFP         | PZ                 | 100  | 90             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6977                  | <a href="#">Samples</a> |
| MSP430FR6977IPZR   | ACTIVE        | LQFP         | PZ                 | 100  | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6977                  | <a href="#">Samples</a> |
| MSP430FR69791IPN   | ACTIVE        | LQFP         | PN                 | 80   | 119            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69791                 | <a href="#">Samples</a> |
| MSP430FR69791IPNR  | ACTIVE        | LQFP         | PN                 | 80   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69791                 | <a href="#">Samples</a> |
| MSP430FR69791IPZ   | ACTIVE        | LQFP         | PZ                 | 100  | 90             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69791                 | <a href="#">Samples</a> |

| Orderable Device  | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|-------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430FR69791IPZR | ACTIVE        | LQFP         | PZ              | 100  | 1000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR69791                 | <a href="#">Samples</a> |
| MSP430FR69791PN   | ACTIVE        | LQFP         | PN              | 80   | 119         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6979                  | <a href="#">Samples</a> |
| MSP430FR69791PNR  | ACTIVE        | LQFP         | PN              | 80   | 1000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6979                  | <a href="#">Samples</a> |
| MSP430FR69791PZ   | ACTIVE        | LQFP         | PZ              | 100  | 90          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6979                  | <a href="#">Samples</a> |
| MSP430FR69791PZR  | ACTIVE        | LQFP         | PZ              | 100  | 1000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | FR6979                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430FR69271IPMR  | LQFP         | PM              | 64   | 1000 | 330.0              | 24.4               | 13.0    | 13.0    | 2.1     | 16.0    | 24.0   | Q2            |
| MSP430FR69271IRGCR | VQFN         | RGC             | 64   | 2000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR69271IRGCT | VQFN         | RGC             | 64   | 250  | 180.0              | 16.4               | 9.3     | 9.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR69271IPMR  | LQFP         | PM              | 64   | 1000 | 330.0              | 24.4               | 13.0    | 13.0    | 2.1     | 16.0    | 24.0   | Q2            |
| MSP430FR69271IRGCR | VQFN         | RGC             | 64   | 2000 | 330.0              | 16.4               | 9.3     | 9.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR69271IRGCT | VQFN         | RGC             | 64   | 250  | 180.0              | 16.4               | 9.3     | 9.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR6928IPMR   | LQFP         | PM              | 64   | 1000 | 330.0              | 24.4               | 13.0    | 13.0    | 2.1     | 16.0    | 24.0   | Q2            |
| MSP430FR69771IPNR  | LQFP         | PN              | 80   | 1000 | 330.0              | 24.4               | 15.0    | 15.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430FR69771IPZR  | LQFP         | PZ              | 100  | 1000 | 330.0              | 24.4               | 17.0    | 17.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430FR69791IPNR  | LQFP         | PN              | 80   | 1000 | 330.0              | 24.4               | 15.0    | 15.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430FR69791IPZR  | LQFP         | PZ              | 100  | 1000 | 330.0              | 24.4               | 17.0    | 17.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430FR69791IPNR  | LQFP         | PN              | 80   | 1000 | 330.0              | 24.4               | 15.0    | 15.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430FR69791IPZR  | LQFP         | PZ              | 100  | 1000 | 330.0              | 24.4               | 17.0    | 17.0    | 2.1     | 20.0    | 24.0   | Q2            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR69271IPMR  | LQFP         | PM              | 64   | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR69271IRGCR | VQFN         | RGC             | 64   | 2000 | 367.0       | 367.0      | 38.0        |
| MSP430FR69271IRGCT | VQFN         | RGC             | 64   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR6927IPMR   | LQFP         | PM              | 64   | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR6927IRGCR  | VQFN         | RGC             | 64   | 2000 | 367.0       | 367.0      | 38.0        |
| MSP430FR6927IRGCT  | VQFN         | RGC             | 64   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR6928IPMR   | LQFP         | PM              | 64   | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR6977IPNR   | LQFP         | PN              | 80   | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR6977IPZR   | LQFP         | PZ              | 100  | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR69791IPNR  | LQFP         | PN              | 80   | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR69791IPZR  | LQFP         | PZ              | 100  | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR6979IPNR   | LQFP         | PN              | 80   | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430FR6979IPZR   | LQFP         | PZ              | 100  | 1000 | 367.0       | 367.0      | 45.0        |

RGC(S-PVQFN-N64)

CUSTOM DEVICE

PLASTIC QUAD FLATPACK NO-LEAD



4204106/F 11/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

## THERMAL PAD MECHANICAL DATA

RGC (S-PVQFN-N64)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206192-3/AE 03/15

NOTE: A. All linear dimensions are in millimeters

RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD




4208007-4/V 05/15

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

## PM (S-PQFP-G64)


## PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-026
  - D. May also be thermally enhanced plastic with leads connected to the die pads.

PM (S-PQFP-G64)


PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## PN (S-PQFP-G80)


## PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

## PZ (S-PQFP-G100)

## PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |                                                                                      |
|------------------------------|--------------------------------------------------------------------------------------|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>                                         |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>                                           |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |                                                                                          |
|-------------------------------|------------------------------------------------------------------------------------------|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)