

# 12-Channel, 1:2 MUX/DEMUX Switch for DDR3 Applications

Check for Samples: TS3DDR3812


#### **FEATURES**

- Compatible with DDR3 SDRAM Standard (JESD79-3D)
- Wide Bandwidth of 1.675 GHz
- Low Propagation Delay (t<sub>pd</sub> = 40 ps Typ)
- Low Bit-to-Bit Skew (t<sub>sk(o)</sub> = 6 ps Typ)
- Low and Flat ON-State Resistance (r<sub>ON</sub> = 8 Ω Typ)
- Low Input/Output Capacitance (C<sub>ON</sub> = 5.6 pF Typ)
- Low Crosstalk (X<sub>TALK</sub> = -43 dB, Typ at 250 MHz)
- V<sub>CC</sub> Operating Range from 3 V to 3.6 V
- Rail-to-Rail Switching on Data I/O Ports (0 to V<sub>CC</sub>)
- Separate Switch Control Logic for Upper and Lower 6-Channels
- Dedicated Enable Logic Supports Hi-Z Mode
- I<sub>OFF</sub> Protection Prevents Current Leakage in Powered Down State (V<sub>CC</sub> = 0 V)
- ESD Performance Tested Per JESD22
  - 2000 V Human Body Model (A114B, Class II)
  - 1000 V Charged Device Model (C101)
- 42-pin RUA Package (9 x 3.5 mm, 0.5 mm Pitch)

#### **APPLICATIONS**

- DDR3 Signal Switching
- DIMM Modules
- Notebook/Desktop PCs
- Servers

Figure 1. RUA PACKAGE (TOP VIEW)



### **DESCRIPTION**

The TS3DDR3812 is a 12-channel, 1:2 multiplexer/demultiplexer switch designed for DDR3 applications. It operates from a 3 to 3.6 V supply and offers low and flat ON-state resistance as well as low I/O capacitance which allow it to achieve a typical bandwidth of 1.675 GHz.

Channels  $A_0$  through  $A_{11}$  are divided into two banks of six bits and are independently controlled via two digital inputs called SEL1 and SEL2. These select inputs control the switch position of each 6-bit DDR3 source and allow them to be routed to one of two end-points. Alternatively, the switch can be used to connect a single endpoint to one of two 6-bit DDR3 sources. For switching 12-bit DDR3 sources, simply connect SEL1 and SEL2 together externally and control all 12 channels with a single GPIO input. An EN input allows the entire chip to be placed into a high-impedance (Hi-Z) state while not in use.

These characteristics make the TS3DDR3812 an excellent choice for use in memory, analog/digital video, LAN, and other high-speed signal switching applications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

For package and ordering information, see the Package Option Addendum at the end of this document.

 $A_0$  $A_1$  $A_2$ Аз  $A_4$  $A_5$  $C_1$  $C_5$  $A_6$ Α7  $B_8$ Α8 Α9 B<sub>10</sub> A 10 A 11 B<sub>11</sub>  $C_7$  $C_8$  $C_{10}$  $C_{11}$ ΕN SEL1 Control Logic SEL2

Figure 2. LOGIC DIAGRAM

## **FUNCTION TABLE**

| EN | SEL1 | SEL2 | FUNCTION   |
|----|------|------|--|
| L  | Χ    | X    | $A_0$ to $A_{11}$ , $B_0$ to $B_{11}$ , and $C_0$ to $C_{11}$ are Hi-Z |
| Н  | L    | L    | $A_0$ to $A_5 = B_0$ to $B_5$ and $A_6$ to $A_{11} = B_6$ to $B_{11}$  |
| Н  | L    | Н    | $A_0$ to $A_5 = B_0$ to $B_5$ and $A_6$ to $A_{11} = C_6$ to $C_{11}$  |
| Н  | Н    | L    | $A_0$ to $A_5 = C_0$ to $C_5$ and $A_6$ to $A_{11} = B_6$ to $B_{11}$  |
| Н  | Н    | Н    | $A_0$ to $A_5 = C_0$ to $C_5$ and $A_6$ to $A_{11} = C_6$ to $C_{11}$  |

### **TERMINAL FUNCTIONS**

| PIN             | PIN        |                |  |  |  |  |
|-----------------|------------|----------------|--|--|--|--|
| NAME            | NUMBER     | DESCRIPTION    |  |  |  |  |
| V <sub>CC</sub> | 1,17, 30   | Supply Voltage |  |  |  |  |
| GND             | ThermalPad | Ground         |  |  |  |  |

Submit Documentation Feedback



### **TERMINAL FUNCTIONS (continued)**

| PIN   | DECODIDEION                                    |              |  |
|---|--|--------------|--|
| NAME  | NUMBER   | DESCRIPTION  |  |
| EN  | 8  | Enable Input |  |
| SEL1  | 9  | Select Input |  |
| SEL2  | 10   | Select Input |  |
| $A_0, A_1, A_2, A_3, A_4, A_5, A_6, A_7, A_8, A_9, A_{10}, A_{11}$  | 2, 3, 4, 5, 6, 7, 11, 12, 13, 14, 15, 16       | Data I/Os    |  |
| B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub> , B <sub>4</sub> , B <sub>5</sub> , B <sub>6</sub> , B <sub>7</sub> , B <sub>8</sub> , B <sub>9</sub> , B <sub>10</sub> , B <sub>11</sub> | 41, 39, 38, 36, 34, 32, 29, 27, 25, 23, 21, 19 | Data I/Os    |  |
| C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub> , C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub> | 42, 40, 37, 35, 33, 31, 28, 26, 24, 22, 20, 18 | Data I/Os    |  |

### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

|                                    |   |                      | MIN  | MAX  | UNIT |
|------------------------------------|---|----------------------|------|------|------|
| V <sub>CC</sub>                    | Supply voltage range                              |                      |      |      | V    |
| V <sub>I/O</sub>                   | Analog voltage range (2)(3)(4)                    | A, B, C              | -0.5 | 7    | V    |
| V <sub>IN</sub>                    | Digital input voltage range (2)(3)                | SEL1, SEL2           | -0.5 | 7    | V    |
| I <sub>I/OK</sub>                  | Analog port diode current                         | V <sub>I/O</sub> < 0 |      | -50  | mA   |
| I <sub>IK</sub>                    | Digital input clamp current                       | V <sub>IN</sub> < 0  |      | -50  | mA   |
| I <sub>I/O</sub>                   | On-state switch current <sup>(5)</sup>            | A, B, C              | -128 | 128  | mA   |
| I <sub>DD</sub> , I <sub>GND</sub> | Continuous current through V <sub>DD</sub> or GND |                      |      |      | mA   |
| $\theta_{JA}$                      | Package thermal impedance (6)                     | RUA package          |      | 31.8 | °C/W |
| T <sub>stg</sub>                   | Storage temperature range                         |                      |      |      | °C   |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to ground, unless otherwise specified.

The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .

 $I_{l}$  and  $I_{O}$  are used to denote specific conditions for  $I_{l/O}$ 

The package thermal impedance is calculated in accordance with JESD 51-7.



### RECOMMENDED OPERATING CONDITIONS(1)

|                  |                                  |            | MIN | MAX      | UNIT     |
|------------------|----------------------------------|------------|-----|----------|----------|
| $V_{CC}$         | Supply voltage                   |            |     |          | <b>V</b> |
| $V_{IH}$         | High-level control input voltage | SEL1, SEL2 | 2   | 5.5      | <b>V</b> |
| $V_{IL}$         | Low-level control input voltage  | SEL1, SEL2 | 0   | 8.0      | V        |
| $V_{IN}$         | Input voltage                    | SEL1, SEL2 | 0   | 5.5      | <b>V</b> |
| V <sub>I/O</sub> | Input/Output voltage             |            | 0   | $V_{CC}$ | V        |
| T <sub>A</sub>   | Operating free-air temperature   | ·          | -40 | 85       | °C       |

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted)

|                           | PARAMETER                                  |             | TEST CONDITIONS <sup>(1)</sup>  | MIN  | TYP <sup>(2)</sup> | MAX | UNIT |
|---------------------------|--|-------------|---|------|--------------------|-----|------|
| $V_{IK}$                  | Digital input clamp voltage                | SEL1, SEL2  | $V_{CC} = 3.6 \text{ V}, I_{IN} = -18 \text{ mA}$   | -1.2 | -0.8               |     | V    |
| R <sub>ON</sub>           | ON-state resistance                        | A, B, C     | $V_{CC} = 3 \text{ V}, 1.5 \text{ V} \le V_{I/O} \le V_{CC},$<br>$I_{I/O} = -40 \text{ mA}$         |      | 8                  | 12  | Ω    |
| R <sub>ON(flat)</sub> (3) | ON-state resistance flatness               | A, B, C     | $V_{CC}$ = 3 V, $V_{I/O}$ = 1.5 V and $V_{CC}$ , $I_{I/O}$ = -40 mA                                 |      | 1.5                |     | Ω    |
| $\Delta R_{ON}^{(4)}$     | On-state resistance match between channels | A, B, C     | $V_{CC} = 3 \text{ V}, 1.5 \text{ V} \le V_{I/O} \le V_{CC},$<br>$I_{I/O} = -40 \text{ mA}$         |      | 0.4                | 1   | Ω    |
| I <sub>IH</sub>           | Digital input high leakage current         | SEL1, SEL2  | $V_{CC} = 3.6 \text{ V}$ , $V_{IN} = V_{DD}$  |      |                    | ±1  | μΑ   |
| I <sub>IL</sub>           | Digital input low leakage current          | SEL1, SEL2  | $V_{CC} = 3.6 \text{ V}, V_{IN} = \text{GND}$   |      |                    | ±1  | μΑ   |
| I <sub>OFF</sub>          | Leakage under power off conditions         | All outputs | $V_{CC} = 0 \text{ V}, V_{I/O} = 0 \text{ to } 3.6 \text{ V}, V_{IN} = 0 \text{ to } 5.5 \text{ V}$ |      |                    | ±1  | μΑ   |
| C <sub>IN</sub>           | Digital input capacitance                  | SEL1, SEL2  | $f = 1 MHz, V_{IN} = 0 V$   |      | 2.6                | 3.2 | pF   |
| C <sub>OFF</sub>          | Switch OFF capacitance                     | A, B, C     | $f = 1 \text{ MHz}, V_{I/O} = 0 \text{ V}, \text{ Output is open},$ Switch is OFF                   |      | 2                  |     | pF   |
| C <sub>ON</sub>           | Switch ON capacitance                      | A, B, C     | $f = 1 \text{ MHz}, V_{I/O} = 0 \text{ V}, \text{ Output is open},$ Switch is ON                    |      | 5.6                |     | pF   |
| Icc                       | V <sub>CC</sub> supply current             |             | $V_{CC} = 3.6 \text{ V}, I_{I/O} = 0, V_{IN} = V_{DD} \text{ or GND}$                               |      | 300                | 400 | μΑ   |

Submit Documentation Feedback

Copyright © 2011-2013, Texas Instruments Incorporated

 $<sup>\</sup>begin{array}{lll} \hbox{(1)} & V_I, \ V_O, \ I_I, \ \text{and} \ I_O \ \text{refer} \ \text{to} \ \text{I/O} \ \text{pins}, \ V_{IN} \ \text{refers} \ \text{to} \ \text{the} \ \text{control} \ \text{inputs} \\ \hbox{(2)} & \text{All typical values are at} \ V_{CC} = 3.3V \ \text{(unless otherwise noted)}, \ T_A = 25^{\circ}\text{C} \\ \hbox{(3)} & R_{ON(FLAT)} \ \text{is} \ \text{the} \ \text{difference} \ \text{of} \ R_{ON} \ \text{in} \ \text{a} \ \text{given} \ \text{channel} \ \text{at} \ \text{specified} \ \text{voltages}. \\ \hbox{(4)} & \Delta R_{ON} \ \text{is} \ \text{the} \ \text{difference} \ \text{of} \ R_{ON} \ \text{from} \ \text{center} \ \text{port} \ \text{(A}_5, \ A_6) \ \text{to} \ \text{any} \ \text{other} \ \text{ports}. \\ \end{array}$ 



#### SWITCHING CHARACTERISTICS

Over recommended operation free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V,  $R_L$  = 200  $\Omega$ ,  $C_L$  = 4 pF (unless otherwise noted) (see Figure 7 and Figure 9)

| PARAMETER                           | FROM TO (OUTPUT) |  | MIN T | (P <sup>(1)</sup> | MAX | UNIT |
|-------------------------------------|------------------|--|-------|-------------------|-----|------|
| t <sub>pd</sub> (2)                 | A or B,C         | B,C or A   |       | 40                |     | ps   |
| t <sub>PZH</sub> , t <sub>PZL</sub> | SEL1             | A <sub>0-5</sub> or B <sub>0-5</sub> , C <sub>0-5</sub>    | 2     |                   | 7   | ns   |
|                                     | SEL2             | A <sub>6-11</sub> or B <sub>6-11</sub> , C <sub>6-11</sub> | 2     |                   | 7   | ns   |
| t <sub>PHZ</sub> , t <sub>PLZ</sub> | SEL1             | A <sub>0-5</sub> or B <sub>0-5</sub> , C <sub>0-5</sub>    | 2     |                   | 5   | ns   |
|                                     | SEL2             | A <sub>6-11</sub> or B <sub>6-11</sub> , C <sub>6-11</sub> | 2     |                   | 5   | ns   |
| t <sub>sk(0)</sub> (3)              | A or B,C         | B, C or A  |       | 6                 | 30  | ps   |
| t <sub>sk(p)</sub> (4)              | A or B, C        | B, C or A  |       | 6                 | 30  | ps   |

- All typical values are at  $V_{CC}$  = 3.3V (unless otherwise noted),  $T_A$  = 25°C. The propagation delay is the calculated RC time constant of the typical ON-State resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- Output skew between center port (A<sub>5</sub>, A<sub>6</sub>) and any other channel.
- Skew between opposite transitions of the same output |t<sub>PHL</sub> t<sub>PLH</sub>|

### **DYNAMIC CHARACTERISTICS**

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted)

| PARAMETER         | TEST CONDITIONS                                   | TYP <sup>(1)</sup> | UNIT |
|-------------------|---|--------------------|------|
| X <sub>TALK</sub> | $R_L = 50 \Omega$ , $f = 250 MHz$ (see Figure 11) | -43                | dB   |
| O <sub>IRR</sub>  | $R_L = 50 \Omega$ , $f = 250 MHz$ (see Figure 12) | -42                | dB   |
| BW                | $R_L = 50 \Omega$ , Switch ON (see Figure 10)     | 1.675              | GHz  |

(1) All Typical Values are at  $V_{CC} = 3.3 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}\text{C}$ .



### **OPERATING CHARACTERISTICS**




Figure 3. Gain vs Frequency




Figure 5. Crosstalk vs Frequency




Figure 4. Off Isolation vs Frequency





Figure 6. R<sub>ON</sub> vs V<sub>IN</sub>




#### PARAMETER MEASUREMENT INFORMATION

### **Enable and Disable Times**



| TEST                               | V <sub>DD</sub> | S1                  | R <sub>L</sub> | V <sub>in</sub> | CL   | $V_{\Delta}$ |
|------------------------------------|-----------------|---------------------|----------------|-----------------|------|--------------|
| t <sub>PLZ</sub> /t <sub>PZL</sub> | 3.3 V ± 0.3 V   | 2 × V <sub>DD</sub> | 200 Ω          | GND             | 4 pF | 0.3 V        |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | 3.3 V ± 0.3 V   | GND                 | 200 Ω          | V <sub>DD</sub> | 4 pF | 0.3 V        |




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .


Figure 7. Test Circuit and Voltage Waveforms



Figure 8. Skew



| TEST               | V <sub>CC</sub> | S1   | R <sub>L</sub> | V <sub>in</sub>        | CL   |
|--------------------|-----------------|------|----------------|------------------------|------|
| t <sub>sk(o)</sub> | 3.3 V ± 0.3 V   | Open | 200 Ω          | V <sub>CC</sub> or GND | 4 pF |
| t <sub>sk(p)</sub> | 3.3 V ± 0.3V    | Open | 200 Ω          | V <sub>CC</sub> or GND | 4 pF |



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$ 10 MHz,  $Z_0 = 50 \,\Omega$ ,  $t_r \leq 2.5 \,\text{ns}$ .
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 9. Test Circuit andf Voltage Waveforms

Submit Documentation Feedback






Figure 10. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when  $V_{SEL}=0$  and  $A_0$  is the input, the output is measured at B0. All unused analog I/O ports are left open.

### **HP8753ES Setup**


Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 \text{ V}$ ST = 2 s

P1 = 0 dBM





A. C<sub>L</sub> includes probe and jig capacitance.

B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 11. Test Circuit for Crosstalk (X<sub>TALK</sub>)

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when  $V_{SEL} = 0$  and  $A_1$  is the input, the output is measured at  $A_3$ . All unused analog input (A) ports are connected to GND, and output (B) ports are left open.

### **HP8753ES Setup**

Average = 4


RBW = 3 kHz

 $V_{BIAS} = 0.35 V$ 

ST = 2 s

P1 = 0 dBM





- A. C<sub>L</sub> includes probe and jig capacitance.
- B. A 50 W termination resistor is needed to match the loading of the network analyzer.

Figure 12. Test Circuit for OFF Isolation (O<sub>IRR</sub>)

OFF isolation is measured at the output of the OFF channel. For example, when  $V_{SEL} = GND$  and  $A_1$  is the input, the output is measured at  $1B_2$ . All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

### **HP8753ES Setup**

Average = 4

RBW = 3 kHz

 $V_{BIAS} = 0.35 \text{ V}$ 

ST = 2 s

P1 = 0 dBM

Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback



### **REVISION HISTORY**

| Changes from Revision A (March 2012) to Revision B |  |   |  |  |  |
|--|--|---|--|--|--|
| •  | Changed Low B Low Bit-to-Bit Skew in the FEATURES list from $(t_{sk(0)} = 6 \text{ ps Max})$ to $(t_{sk(0)} = 6 \text{ ps Typ})$ . | 1 |  |  |  |



### PACKAGE OPTION ADDENDUM

9-Sep-2016

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | _    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing            |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| TS3DDR3812RUAR   | ACTIVE | WQFN         | RUA                | 42   | 3000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | SL812          | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





9-Sep-2016

# PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014


## TAPE AND REEL INFORMATION





| A0 |   |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal


| Device         | Package<br>Type | Package<br>Drawing |    |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TS3DDR3812RUAR | WQFN            | RUA                | 42 | 3000 | 330.0                    | 16.4                     | 3.8        | 9.3        | 1.0        | 8.0        | 16.0      | Q1               |

www.ti.com 18-Aug-2014



#### \*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TS3DDR3812RUAR | WQFN         | RUA             | 42   | 3000 | 358.0       | 335.0      | 35.0        |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RUA (R-PWQFN-N42)


# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# RUA (R-PWQFN-N42)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity