



## CDCL1810 1.8-V, 10 Output, High-Performance Clock Distributor

### 1 Features

- Single 1.8-V Supply
- High-Performance Clock Distributor with 10 Outputs
- Low Input-to-Output Additive Jitter: as Low as 10fs RMS
- Output Group Phase Adjustment
- Low-Voltage Differential Signaling (LVDS) Input, 100-Ω Differential On-Chip Termination, up to 650 MHz Frequency
- Differential Current Mode Logic (CML) Outputs, 50-Ω Single-Ended On-Chip Termination, up to 650 MHz Frequency
- Two Groups of Five Outputs Each with Independent Frequency Division Ratios
- Output Frequency Derived with Divide Ratios of 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, and 80
- Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
- Power Consumption: 410 mW Typical
- Output Enable Control for Each Output and Automatic Output Synchronization
- SDA/SCL Device Management Interface
- 48-pin VQFN (RGZ) Package
- Industrial Temperature Range: –40°C to +85°C

### 2 Applications

- Distribution for High-Speed SERDES
- Distribution of SERDES Reference Clocks for 1G/10G Ethernet, 1X/2X/4X/10X Fibre Channel, PCI Express, Serial ATA, SONET, CPRI, OBSAI, etc.
- Up to 1-to-10 Clock Buffering and Fan-out

### 3 Description

The CDCL1810 is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency:  $F_{OUT} = F_{IN}/P$ , where:  $P (P0, P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80$ .

The CDCL1810 supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810 can support a single-ended clock input as outlined in [Pin Configuration and Functions](#).

All device settings are programmable through the SDA/SCL, serial two-wire interface. The serial interface is 1.8V tolerant only.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface. For post-divide ratios (P0, P1) that are multiples of 5, the total number of phase adjustment steps ( $n$ ) equals the divide-ratio divided by 5. For post-divide ratios (P0, P1) that are not multiples of 5, the total number of steps ( $n$ ) is the same as the post-divide ratio. The phase adjustment step ( $\Delta\Phi$ ) in time units is given as:  $\Delta\Phi = 1/(n \times F_{OUT})$ , where  $F_{OUT}$  is the respective output frequency.


The device operates in a 1.8-V supply environment and is characterized for operation from –40°C to +85°C. The CDCL1810 is available in a 48-pin VQFN (RGZ) package.

#### Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE   | BODY SIZE (NOM)   |
|-------------|-----------|-------------------|
| CDCL1810    | VQFN (48) | 7.00 mm x 7.00 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### 4 Functional Block Diagram



## Table of Contents

|   |           |  |           |
|---|-----------|--|-----------|
| <b>1 Features</b> .....   | <b>1</b>  | 9.1 Overview .....   | <b>10</b> |
| <b>2 Applications</b> .....                                       | <b>1</b>  | 9.2 Functional Block Diagrams .....                              | <b>10</b> |
| <b>3 Description</b> .....  | <b>1</b>  | 9.3 Feature Description .....                                    | <b>11</b> |
| <b>4 Functional Block Diagram</b> .....                           | <b>1</b>  | 9.4 SDA/SCL Connections Recommendations .....                    | <b>12</b> |
| <b>5 Revision History</b> .....                                   | <b>2</b>  | 9.5 Device Functional Modes .....                                | <b>12</b> |
| <b>6 Device Comparison Table</b> .....                            | <b>3</b>  | 9.6 Programming .....  | <b>13</b> |
| <b>7 Pin Configuration and Functions</b> .....                    | <b>4</b>  | 9.7 SDA/SCL Bus Configuration Command Bitmap .....               | <b>15</b> |
| <b>8 Specifications</b> .....                                     | <b>6</b>  | <b>10 Application and Implementation</b> .....                   | <b>21</b> |
| 8.1 Absolute Maximum Ratings .....                                | <b>6</b>  | 10.1 Application Information .....                               | <b>21</b> |
| 8.2 Handling Ratings .....  | <b>6</b>  | <b>11 Power Supply Recommendations</b> .....                     | <b>22</b> |
| 8.3 Recommended Operating Conditions .....                        | <b>6</b>  | <b>12 Layout</b> .....   | <b>22</b> |
| 8.4 Thermal Information .....                                     | <b>6</b>  | 12.1 Layout Guidelines .....                                     | <b>22</b> |
| 8.5 DC Electrical Characteristics .....                           | <b>6</b>  | 12.2 Layout Example .....  | <b>23</b> |
| 8.6 AC Electrical Characteristics .....                           | <b>7</b>  | <b>13 Device and Documentation Support</b> .....                 | <b>25</b> |
| 8.7 AC Electrical Characteristics for The SDA/SCL Interface ..... | <b>8</b>  | 13.1 Trademarks .....  | <b>25</b> |
| 8.8 Typical Characteristics .....                                 | <b>9</b>  | 13.2 Electrostatic Discharge Caution .....                       | <b>25</b> |
| <b>9 Detailed Description</b> .....                               | <b>10</b> | 13.3 Glossary .....  | <b>25</b> |
|   |           | <b>14 Mechanical, Packaging, and Orderable Information</b> ..... | <b>25</b> |

## 5 Revision History

### Changes from Revision C (September 2014) to Revision D Page

|  |           |
|--|-----------|
| • Changed the following values in <a href="#">AC Electrical Characteristics</a> for Additive clock output jitter ( $J_{OUT}$ ): 188 to 180, 480 to 348, 514 to 338, 257 to 175, 500 to 347, 570 to 388, 27 to 41, 66 to 36, 72 to 42, 12 to 48, 23 to 33, 27 to 39, 3 to 0.7 ..... | <b>7</b>  |
| • Updated <a href="#">Figure 8</a> .....   | <b>21</b> |
| • Added <i>Detailed Design Procedure</i> text .....  | <b>21</b> |
| • Updated images for <a href="#">Figure 9</a> and <a href="#">Figure 10</a> .....  | <b>22</b> |

### Changes from Revision B (March 2011) to Revision C Page

|  |           |
|--|-----------|
| • Added, updated, or renamed the following sections: Device Information Table, Application and Implementation; Power Supply Recommendations; Layout; Device and Documentation Support; Mechanical, Packaging, and Ordering Information ..... | <b>1</b>  |
| • Added "and Automatic Output Synchronization" in <a href="#">Features</a> .....   | <b>1</b>  |
| • Deleted "Clock Synthesis" and "Synthesis" from <a href="#">Applications</a> .....  | <b>1</b>  |
| • Added <a href="#">Output Enable/Disable</a> to <i>Feature Description</i> section .....  | <b>11</b> |
| • Added <a href="#">Figure 5</a> to <i>Feature Description</i> .....   | <b>11</b> |

### Changes from Revision A (March 2007) to Revision B Page

|   |          |
|---|----------|
| • Changed the <i>Description</i> paragraph starting with "All device....interface" .....                            | <b>1</b> |
| • Added Thermal Information table .....   | <b>2</b> |
| • Changed The Description of row SCL in the Pin Function table: added "SCL tolerated 1.8V on the input only." ..... | <b>5</b> |
| • Changed The Description of row SDA in the Pin Function table: added "SCD tolerates 1.8V on the input only." ..... | <b>5</b> |
| • Changed -0.3 to 4.0 to -0.3 to VDD+0.6 in ABS MAX table .....   | <b>6</b> |
| • Added Thermal Information table .....   | <b>6</b> |
| • Changed the $V_{D,OUT}$ Test Conditions in the AC Electrical Characteristics table .....                          | <b>7</b> |

- Added Note 1 to the Function Block Diagram ..... [10](#)
- Added the SDA/SCL Connections Recommendations section ..... [12](#)

## 6 Device Comparison Table


**Table 1. T<sub>A</sub> Device Comparison**

| T <sub>A</sub> | PACKAGED DEVICES | FEATURES                                       |
|----------------|------------------|--|
| –40°C to +85°C | CDCL1810RGZT     | 48-pin VQFN (RGZ) Package, small tape and reel |
| –40°C to +85°C | CDCL1810RGZR     | 48-pin VQFN (RGZ) Package, tape and reel       |

**Table 2. Device Feature Comparison**

| FEATURE   | CDCL1810 | CDCL1810A |
|---|----------|-----------|
| Divider Synchronization after power up and after each programming access. During Synchronization all outputs Yes No are disabled. | Yes      | No        |
| Output Group Phase Adjustment   | Yes      | No        |
| Device Revision ID  | b'011'   | b'100'    |
| 1:10 Clock Fanout   | Yes      | Yes       |
| Outputs grouped into two divider banks  | Yes      | Yes       |
| Individual Output enabled/disable with I2C  | Yes      | Yes       |
| Continuous and independent operation of outputs which are not programmed, while configuring and programming No Yes other outputs. | No       | Yes       |

## 7 Pin Configuration and Functions



NOTE: Exposed thermal pad must be soldered to  $V_{SS}$ .

The CDCL1810 is available in a 48-pin VQFN (RGZ) package with a pin pitch of 0.5 mm. The exposed thermal pad serves both thermal and electrical grounding purposes.

The device must be soldered to ground ( $V_{SS}$ ) using as many ground vias as possible. The device performance will be severely impacted if the exposed thermal pad is not grounded appropriately.

### Pin Functions

| PIN  |   | TYPE  | DESCRIPTION   |
|--|---|-------|---|
| NAME   | PIN NO.   |       |   |
| V <sub>DD</sub>  | 8, 11, 14, 17, 20, 23, 26, 29, 32, 35, 38, 41   | Power | 1.8-V digital power supply.   |
| AV <sub>DD</sub>   | 2, 5, 44, 47  | Power | 1.8-V analog power supply.  |
| V <sub>SS</sub>  | Exposed thermal pad and pin 12  | Power | Ground reference.   |
| NC   | 1, 13, 45, 46, 48   | I     | Not connected; leave open.  |
| CLKP, CLKN   | 3, 4  | I     | Differential LVDS input. Single-ended 1.8-V input can be dc-coupled to pin 3 with pin 4 either tied to pin 3 (recommended) or left open.                        |
| YP0, YN0<br>YP1, YN1<br>YP2, YN2<br>YP3, YN3<br>YP4, YN4<br>YP5, YN5<br>YP6, YN6<br>YP7, YN7<br>YP8, YN8<br>YP9, YN9 | 6, 7<br>9, 10<br>15, 16<br>18, 19<br>21, 22<br>27, 28<br>30, 31<br>33, 34<br>40, 39<br>43, 42 | O     | 10 differential CML outputs.  |
| SCL  | 24  | I     | SCL serial clock pin. SCL tolerated 1.8V on the input only. Open drain. Always connect to a pull-up resistor.   |
| SDA  | 25  | I/O   | SDA bidirectional serial data pin. SDA tolerates 1.8 V on the input only. Open drain. Always connect to a pull-up resistor.                                     |
| ADD1, ADD0   | 37, 36  | I     | Configurable least significant bits (ADD[1:0]) of the SDA/SCL device address. The fixed most significant bits (ADD[6:2]) of the 7-bit device address are 11010. |

## 8 Specifications

### 8.1 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

|                      |   | MIN  | MAX          | UNIT |
|----------------------|---|------|--------------|------|
| $V_{DD}$ , $AV_{DD}$ | Supply voltage <sup>(2)</sup>                           | −0.3 | 2.5          | V    |
| $V_{LVDS}$           | Voltage range at LVDS input pins <sup>(2)</sup>         | −0.3 | $V_{DD}+0.6$ | V    |
| $V_I$                | Voltage range at all non-LVDS input pins <sup>(2)</sup> | −0.3 | $V_{DD}+0.6$ | V    |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating condition* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

### 8.2 Handling Ratings

|             |                           | MIN  | MAX  | UNIT |
|-------------|---------------------------|--|------|------|
| $T_{stg}$   | Storage temperature range | −65  | +150 | °C   |
| $V_{(ESD)}$ | Electrostatic discharge   | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              |      | 2000 |
|             |                           | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> |      | 1500 |

- (1) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 1500-V CDM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

|          |   | MIN | NOM | MAX  | UNIT |
|----------|---|-----|-----|------|------|
| $V_{DD}$ | Digital supply voltage                        | 1.7 | 1.8 | 1.9  | V    |
| $AV_D$   | Analog supply voltage                         | 1.7 | 1.8 | 1.9  | V    |
| $T_A$    | Ambient temperature (no airflow, no heatsink) | −40 |     | +85  | °C   |
| $T_J$    | Junction temperature                          |     |     | +105 | °C   |

### 8.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |   | CDCL1810  | UNIT |
|-------------------------------|---|---|------|
|                               |   | RGZ Package                                     |      |
|                               |   | 48 PINS   |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance <sup>(2)</sup> | 28.3, Airflow = 0 LFM<br>22.4, Airflow = 50 LFM | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance             | 20.5  |      |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance          | 5.3   |      |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) No heatsink; power uniformly distributed; 36 ground vias (6 x 6 array) tied to the thermal exposed pad; 4-layer high-K board.

### 8.5 DC Electrical Characteristics

Over recommended operating conditions (unless otherwise noted).

|               |   | TEST CONDITIONS  | MIN          | TYP | MAX      | UNIT |
|---------------|---|--|--------------|-----|----------|------|
| $I_{VDD}$     | Total current from digital 1.8-V supply | All outputs enabled; $V_{DD} = V_{DD,typ}$<br>650MHz LVDS input  |              | 212 |          | mA   |
| $I_{AVDD}$    | Total current from analog 1.8-V supply  | All outputs enabled; $AV_{DD} = V_{DD,typ}$<br>650MHz LVDS input |              | 16  |          | mA   |
| $V_{IL,CMOS}$ | Low level CMOS input voltage            | $V_{DD} = 1.8\text{ V}$  | −0.2         |     | 0.6      | V    |
| $V_{IH,CMOS}$ | High level CMOS input voltage           | $V_{DD} = 1.8\text{ V}$  | $V_{DD}-0.6$ |     | $V_{DD}$ | V    |

## DC Electrical Characteristics (continued)

Over recommended operating conditions (unless otherwise noted).

|               |   | TEST CONDITIONS                                 | MIN | TYP | MAX         | UNIT          |
|---------------|---|---|-----|-----|-------------|---------------|
| $I_{IL,CMOS}$ | Low level CMOS input current                  | $V_{DD} = V_{DD,max}$ , $V_{IL} = 0.0\text{ V}$ |     |     | –120        | $\mu\text{A}$ |
| $I_{IH,CMOS}$ | High level CMOS input current                 | $V_{DD} = V_{DD,max}$ , $V_{IH} = 1.9\text{ V}$ |     |     | 65          | $\mu\text{A}$ |
| $V_{OL,SDA}$  | Low level CMOS output voltage for the SDA pin | Sink current = 3 mA                             | 0   |     | $0.2V_{DD}$ | V             |
| $I_{OL,CMOS}$ | Low level CMOS output current                 |   |     |     | 8           | mA            |

## 8.6 AC Electrical Characteristics


Over recommended operating conditions (unless otherwise noted).

|                              |   | TEST CONDITIONS  | MIN               | TYP             | MAX             | UNIT             |
|------------------------------|---|--|-------------------|-----------------|-----------------|------------------|
| $Z_{D,IN}$                   | Differential input impedance for the LVDS input terminals |  | 90                |                 | 132             | $\Omega$         |
| $V_{CM,IN}$                  | Common-mode voltage, LVDS input                           |  | 1125              | 1200            | 1375            | mV               |
| $V_{S,IN}$                   | Single-ended LVDS input voltage swing                     |  | 100               |                 | 600             | mV <sub>PP</sub> |
| $V_{D,IN}$                   | Differential LVDS input voltage swing                     |  | 200               |                 | 1200            | mV <sub>PP</sub> |
| $t_{R,OUT}$ ,<br>$t_{F,OUT}$ | Output signal rise/fall time                              | 20%–80%  |                   | 100             |                 | ps               |
| $V_{CM,OUT}$                 | Common-mode voltage, CML outputs                          |  | $V_{DD} - 0.31$   | $V_{DD} - 0.23$ | $V_{DD} - 0.19$ | V                |
| $V_{S,OUT}$                  | Single-ended CML output voltage swing                     | ac-coupled   | 180               | 230             | 280             | mV <sub>PP</sub> |
| $V_{D,OUT}$                  | Differential CML output voltage swing                     | measured in a 50- $\Omega$ scope; The CML output incorporates 50- $\Omega$ resistors to VDD      | 360               | 460             | 560             | mV <sub>PP</sub> |
| $F_{IN}$                     | Clock input frequency                                     |  |                   |                 | 650             | MHz              |
| $F_{OUT}$                    | Clock output frequency                                    |  |                   |                 | 650             | MHz              |
| $J_{OUT}$                    | Additive clock output jitter                              | $F_{IN} = 30.72\text{MHz}$ , $F_{OUT} = 30.72\text{MHz}$<br>$V_{D,IN} = 200\text{mV}_{PP}$       | 10Hz–1MHz offset  | 180             |                 | fs RMS           |
|                              |   |  | 1MHz–5MHz offset  | 348             |                 | fs RMS           |
|                              |   |  | 12kHz–5MHz offset | 388             |                 | fs RMS           |
|                              |   | $F_{IN} = 30.72\text{MHz}$ , $F_{OUT} = 30.72\text{MHz}$<br>$V_{D,IN} = 1200\text{mV}_{PP}$      | 10Hz–1MHz offset  | 175             |                 | fs RMS           |
|                              |   |  | 1MHz–5MHz offset  | 347             |                 | fs RMS           |
|                              |   |  | 12kHz–5MHz offset | 388             |                 | fs RMS           |
|                              |   | $F_{IN} = 650\text{MHz}$ , $F_{OUT} = 650\text{MHz}$<br>$V_{D,IN} = 200\text{mV}_{PP}$           | 10Hz–1MHz offset  | 41              |                 | fs RMS           |
|                              |   |  | 1MHz–20MHz offset | 36              |                 | fs RMS           |
| $T_P$                        | Input-to-output delay                                     | $F_{IN} = 30.72\text{MHz}$ ,<br>$F_{OUT} = 30.72\text{MHz}$<br>YP[9:0] outputs                   |                   | 0.7             |                 | ns               |
|                              |   | $F_{IN} = 30.72\text{MHz}$ ,<br>$F_{OUT} = 30.72\text{MHz}$<br>YP[9:0] outputs relative to YP[0] | –64               |                 | 64              | ps               |

## 8.7 AC Electrical Characteristics for The SDA/SCL Interface<sup>(1)</sup>

| PARAMETER       |                           | MIN | TYP | MAX | UNIT    |
|-----------------|---------------------------|-----|-----|-----|---------|
| $f_{SCL}$       | SCL frequency             |     |     | 400 | kHz     |
| $t_{h(START)}$  | START hold time           | 0.6 |     |     | $\mu s$ |
| $t_{w(SCLL)}$   | SCL low-pulse duration    | 1.3 |     |     | $\mu s$ |
| $t_{w(SCLH)}$   | SCL high-pulse duration   | 0.6 |     |     | $\mu s$ |
| $t_{su(START)}$ | START setup time          | 0.6 |     |     | $\mu s$ |
| $t_{h(SDATA)}$  | SDA hold time             | 0   |     |     | $\mu s$ |
| $t_{su(DATA)}$  | SDA setup time            | 0.6 |     |     | $\mu s$ |
| $t_{r(SDATA)}$  | SCL / SDA input rise time |     |     | 0.3 | $\mu s$ |
| $t_{f(SDATA)}$  | SCL / SDA input fall time |     |     | 0.3 | $\mu s$ |
| $t_{su(STOP)}$  | STOP setup time           | 0.6 |     |     | $\mu s$ |
| $t_{BUS}$       | bus free time             | 1.3 |     |     | $\mu s$ |

(1) See Figure 1 for the timing behavior.




**Figure 1. Timing Diagram for the SDA/SCL Serial Control Interface**




## 8.8 Typical Characteristics

Typical operating conditions are at  $V_{DD} = 1.8V$  and  $T_A = +25^\circ C$ ,  $V_{D,IN} = 200mV_{PP}$  (unless otherwise noted).



**Figure 2. Transient Performance:**  
 **$F_{IN} = 30.72 \text{ MHz}$ ,  $F_{OUT} = 30.72 \text{ MHz}$**




**Figure 3. Transient Performance:**  
 **$F_{IN} = 650 \text{ MHz}$ ,  $F_{OUT} = 650 \text{ MHz}$**

## 9 Detailed Description


### 9.1 Overview

The CDCL1810 is a high-performance 10 output clock distributor. The device operates from a single 1.8-V supply. The outputs are grouped in to banks of 5 outputs each with independent frequency division ratios.

### 9.2 Functional Block Diagrams



**Figure 4. SDA/SCL Interface**




**Note 1:** Outputs can be disabled to floating. When outputs are left floating, internal 50  $\Omega$  termination to  $V_{DD}$  pulls both YN and YP to  $V_{DD}$ .

## 9.3 Feature Description

### 9.3.1 Output Enable/Disable

The CDCL1810 does not require external output synchronization. Instead the device incorporates a scheme which ensures the output dividers are reset and time synchronized after every write action into the I2C programmable register space.




**Figure 5. Device Status Flow Chart**

## 9.4 SDA/SCL Connections Recommendations

The serial interface inputs don't have glitch suppression circuit. So, any noises or glitches at serial input lines may cause programming error. The serial interface lines should be routed in such a way that the lines would have minimum noise impact from the surroundings.

Figure 6 is recommended to improve the interconnections.



**Figure 6. Serial Interface Connections**

Lower  $R_P$  resistor value (around 1 k $\Omega$ ) should be chosen so that signals will have faster rise time. A capacitor can be connected to SCL line to ground which will act as a filter.

An I<sup>2</sup>C level translator will help to overcome the noises issue.

## 9.5 Device Functional Modes

The device is designed to operate from an input voltage supply of 1.8 V. In the default power on reset, all device outputs are enabled and the dividers P0 and P1 are set to 1.

## 9.6 Programming

### 9.6.1 SDA/SCL Interface

This section describes the SDA/SCL interface of the CDCL1810 device. The CDCL1810 operates as a slave device of the industry standard 2-pin SDA/SCL bus. It operates in the fast-mode at a bit-rate of up to 400 kbit/s and supports 7-bit addressing compatible with the popular 2-pin serial interface standard.

#### 9.6.1.1 SDA/SCL Bus Slave Device Address

| A6 | A5 | A4 | A3 | A2 | A1   | A0   | R/W |
|----|----|----|----|----|------|------|-----|
| 1  | 1  | 0  | 1  | 0  | ADD1 | ADD0 | 0/1 |

The device address is made up of the fixed internal address, 11010 (A6:A2), and configurable external pins ADD1 (A1) and ADD0 (A0). Four different devices with addresses 1101000, 1101001, 1101010 and 1101011, can be addressed via the same SDA/SCL bus interface. The least significant bit of the address byte designates a write or read operation.

R/W Bit:

0 = write to CDCL1810 device

1 = read from CDCL1810 device

#### 9.6.1.2 Command Code Definition

| BIT     | DESCRIPTION  |
|---------|--|
| C7      | 1 = Byte Write / Read or Word Write / Read operation               |
| (C6:C0) | Byte Offset for Byte Write / Read and Word Write / Read operation. |

| COMMAND CODE for Byte Write / Read OPERATION | HEX CODE | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
|--|----------|----|----|----|----|----|----|----|----|
| byte 0                                       | 80h      | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| byte 1                                       | 81h      | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |
| byte 2                                       | 82h      | 1  | 0  | 0  | 0  | 0  | 0  | 1  | 0  |
| byte 3                                       | 83h      | 1  | 0  | 0  | 0  | 0  | 0  | 1  | 1  |
| byte 4                                       | 84h      | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 0  |
| byte 5                                       | 85h      | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 1  |
| byte 6                                       | 86h      | 1  | 0  | 0  | 0  | 0  | 1  | 1  | 0  |

| COMMAND CODE for Word Write / Read OPERATION | HEX CODE | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
|--|----------|----|----|----|----|----|----|----|----|
| word 0: byte 0 and byte 1                    | 80h      | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| word 1: byte 1 and byte 2                    | 81h      | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  |
| word 2: byte 2 and byte 3                    | 82h      | 1  | 0  | 0  | 0  | 0  | 0  | 1  | 0  |
| word 3: byte 3 and byte 4                    | 83h      | 1  | 0  | 0  | 0  | 0  | 0  | 1  | 1  |
| word 4: byte 4 and byte 5                    | 84h      | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 0  |
| word 5: byte 5 and byte 6                    | 85h      | 1  | 0  | 0  | 0  | 0  | 1  | 0  | 1  |
| word 6: byte 6 and byte 7                    | 86h      | 1  | 0  | 0  | 0  | 0  | 1  | 1  | 0  |



## 9.7 SDA/SCL Bus Configuration Command Bitmap

### 9.7.1 Byte 0:

| BIT | BIT NAME | DESCRIPTION/FUNCTION  | TYPE | POWER UP CONDITION | REFERENCE TO |
|-----|----------|-----------------------|------|--------------------|--------------|
| 7   | MANF[7]  | Manufacturer reserved | R    |                    |              |
| 6   | MANF[6]  | Manufacturer reserved | R    |                    |              |
| 5   | MANF[5]  | Manufacturer reserved | R    |                    |              |
| 4   | MANF[4]  | Manufacturer reserved | R    |                    |              |
| 3   | MANF[3]  | Manufacturer reserved | R    |                    |              |
| 2   | MANF[2]  | Manufacturer reserved | R    |                    |              |
| 1   | MANF[1]  | Manufacturer reserved | R    |                    |              |
| 0   | MANF[0]  | Manufacturer reserved | R    |                    |              |

### 9.7.2 Byte 1:

| BIT | BIT NAME | DESCRIPTION/FUNCTION                 | TYPE | POWER UP CONDITION | REFERENCE TO                     |
|-----|----------|--------------------------------------|------|--------------------|----------------------------------|
| 7   | RES      | Reserved                             | R/W  | 0                  |                                  |
| 6   | RES      | Reserved                             | R/W  | 0                  |                                  |
| 5   | ENPH     | Phase select enable                  | R/W  | 1                  |                                  |
| 4   | PH1[4]   | Phase select for YP[9:5] and YN[9:5] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 3   | PH1[3]   | Phase select for YP[9:5] and YN[9:5] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 2   | PH1[2]   | Phase select for YP[9:5] and YN[9:5] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 1   | PH1[1]   | Phase select for YP[9:5] and YN[9:5] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 0   | PH1[0]   | Phase select for YP[9:5] and YN[9:5] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |

### 9.7.3 Byte 2:

| BIT | BIT NAME | DESCRIPTION/FUNCTION   | TYPE | POWER UP CONDITION | REFERENCE TO            |
|-----|----------|--|------|--------------------|-------------------------|
| 7   | RES      | Reserved   | R/W  | 0                  |                         |
| 6   | RES      | Reserved   | R/W  | 0                  |                         |
| 5   | ENP1     | Post-divider P1 enable; if 0 output YP[9:5] and YN[9:5] are disabled | R/W  | 1                  |                         |
| 4   | RES      | Reserved   | R/W  | 1                  |                         |
| 3   | SELP1[3] | Divide ratio select for post-divider P1                              | R/W  | 0                  | <a href="#">Table 3</a> |
| 2   | SELP1[2] | Divide ratio select for post-divider P1                              | R/W  | 0                  | <a href="#">Table 3</a> |
| 1   | SELP1[1] | Divide ratio select for post-divider P1                              | R/W  | 0                  | <a href="#">Table 3</a> |
| 0   | SELP1[0] | Divide ratio select for post-divider P1                              | R/W  | 0                  | <a href="#">Table 3</a> |

**CDCL1810**

SLLS781D – FEBRUARY 2007 – REVISED NOVEMBER 2014

[www.ti.com](http://www.ti.com)
**9.7.4 Byte 3:**

| BIT | BIT NAME | DESCRIPTION/FUNCTION                 | TYPE | POWER UP CONDITION | REFERENCE TO                     |
|-----|----------|--------------------------------------|------|--------------------|----------------------------------|
| 7   | RES      | Reserved                             | R/W  | 0                  |                                  |
| 6   | RES      | Reserved                             | R/W  | 0                  |                                  |
| 5   | RES      | Reserved                             | R/W  | 0                  |                                  |
| 4   | PH0[4]   | Phase select for YP[4:0] and YN[4:0] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 3   | PH0[3]   | Phase select for YP[4:0] and YN[4:0] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 2   | PH0[2]   | Phase select for YP[4:0] and YN[4:0] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 1   | PH0[1]   | Phase select for YP[4:0] and YN[4:0] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |
| 0   | PH0[0]   | Phase select for YP[4:0] and YN[4:0] | R/W  | 0                  | <a href="#">Table 4, Table 5</a> |

**9.7.5 Byte 4:**

| BIT | BIT NAME | DESCRIPTION/FUNCTION  | TYPE | POWER UP CONDITION | REFERENCE TO            |
|-----|----------|---|------|--------------------|-------------------------|
| 7   | RES      | Reserved  | R/W  | 0                  |                         |
| 6   | RES      | Reserved  | R/W  | 0                  |                         |
| 5   | ENP0     | Post-divider P0 enable. If 0, output YP[4:0] and YN[4:0] are disabled | R/W  | 1                  |                         |
| 4   | RES      | Reserved  | R/W  | 1                  |                         |
| 3   | SELP0[3] | Divide ratio select for post-divider P0                               | R/W  | 0                  | <a href="#">Table 3</a> |
| 2   | SELP0[2] | Divide ratio select for post-divider P0                               | R/W  | 0                  | <a href="#">Table 3</a> |
| 1   | SELP0[1] | Divide ratio select for post-divider P0                               | R/W  | 0                  | <a href="#">Table 3</a> |
| 0   | SELP0[0] | Divide ratio select for post-divider P0                               | R/W  | 0                  | <a href="#">Table 3</a> |

**9.7.6 Byte 5:**

| BIT | BIT NAME | DESCRIPTION/FUNCTION                         | TYPE | POWER UP CONDITION | REFERENCE TO |
|-----|----------|--|------|--------------------|--------------|
| 7   | EN       | Chip enable; if 0 chip is in Iddq mode       | R/W  | 1                  |              |
| 6   | RES      | Reserved                                     | R    | 1                  |              |
| 5   | ENDRV9   | YP[9], YN[9] enable; if 0 output is disabled | R/W  | 1                  |              |
| 4   | ENDRV8   | YP[8], YN[8] enable; if 0 output is disabled | R/W  | 1                  |              |
| 3   | ENDRV7   | YP[7], YN[7] enable; if 0 output is disabled | R/W  | 1                  |              |
| 2   | ENDRV6   | YP[6], YN[6] enable; if 0 output is disabled | R/W  | 1                  |              |
| 1   | ENDRV5   | YP[5], YN[5] enable; if 0 output is disabled | R/W  | 1                  |              |
| 0   | ENDRV4   | YP[4], YN[4] enable; if 0 output is disabled | R/W  | 1                  |              |



### 9.7.7 Byte 6:

| BIT | BIT NAME | DESCRIPTION/FUNCTION                         | TYPE | POWER UP CONDITION | REFERENCE TO |
|-----|----------|--|------|--------------------|--------------|
| 7   | ENDRV3   | YP[3], YN[3] enable; if 0 output is disabled | R/W  | 1                  |              |
| 6   | ENDRV2   | YP[2], YN[2] enable; if 0 output is disabled | R/W  | 1                  |              |
| 5   | ENDRV1   | YP[1], YN[1] enable; if 0 output is disabled | R/W  | 1                  |              |
| 4   | ENDRV0   | YP[0], YN[0] enable; if 0 output is disabled | R/W  | 1                  |              |
| 3   | RES      | Reserved                                     | R/W  | 0                  |              |
| 2   | RES      | Reserved                                     | R/W  | 0                  |              |
| 1   | RES      | Reserved                                     | R/W  | 0                  |              |
| 0   | RES      | Reserved                                     | R/W  | 0                  |              |

**Table 3. Divide Ratio Settings for Post-Divider P0 or P1**

| DIVIDE RATIO | SELP1[3] or SELP0[3] | SELP1[2] or SELP0[2] | SELP1[1] or SELP0[1] | SELP1[0] or SELP0[0] | NOTES   |
|--------------|----------------------|----------------------|----------------------|----------------------|---------|
| 1            | 0                    | 0                    | 0                    | 0                    | Default |
| 2            | 0                    | 0                    | 0                    | 1                    |         |
| 4            | 0                    | 0                    | 1                    | 0                    |         |
| 5            | 0                    | 0                    | 1                    | 1                    |         |
| 8            | 0                    | 1                    | 0                    | 0                    |         |
| 10           | 0                    | 1                    | 0                    | 1                    |         |
| 16           | 0                    | 1                    | 1                    | 0                    |         |
| 20           | 0                    | 1                    | 1                    | 1                    |         |
| 32           | 1                    | 0                    | 0                    | 0                    |         |
| 40           | 1                    | 0                    | 0                    | 1                    |         |
| 80           | 1                    | 0                    | 1                    | 0                    |         |

**Table 4. Phase Settings for Divide Ratio = 5, 10, 20, 40, 80**

| DIVIDE<br>RATIO | WITH PH0[4:0] = 00000 |     |     |     |     | PHASE LEAD<br>(RADIAN) | NOTES                       |
|-----------------|-----------------------|-----|-----|-----|-----|------------------------|-----------------------------|
|                 | PH1                   |     |     |     |     |                        |                             |
|                 | [4]                   | [3] | [2] | [1] | [0] |                        |                             |
| 5               | X                     | X   | X   | X   | X   | 0                      | Phase setting not available |
| 10              | X                     | X   | X   | 0   | X   | 0                      |                             |
|                 | X                     | X   | X   | 1   | X   | (2π/2)                 |                             |
| 20              | X                     | X   | 0   | 0   | X   | 0                      |                             |
|                 | X                     | X   | 0   | 1   | X   | (2π/4)                 |                             |
|                 | X                     | X   | 1   | 0   | X   | 2(2π/4)                |                             |
|                 | X                     | X   | 1   | 1   | X   | 3(2π/4)                |                             |
| 40              | X                     | 0   | 0   | 0   | X   | 0                      |                             |
|                 | X                     | 0   | 0   | 1   | X   | (2π/8)                 |                             |
|                 | X                     | 0   | 1   | 0   | X   | 2(2π/8)                |                             |
|                 | X                     | 0   | 1   | 1   | X   | 3(2π/8)                |                             |
|                 | X                     | 1   | 0   | 0   | X   | 4(2π/8)                |                             |
|                 | X                     | 1   | 0   | 1   | X   | 5(2π/8)                |                             |
|                 | X                     | 1   | 1   | 0   | X   | 6(2π/8)                |                             |
|                 | X                     | 1   | 1   | 1   | X   | 7(2π/8)                |                             |

**Table 4. Phase Settings for Divide Ratio = 5, 10, 20, 40, 80 (continued)**

| DIVIDE<br>RATIO | WITH PH0[4:0] = 00000 |     |     |     |     | PHASE LEAD<br>(RADIAN) | NOTES |
|-----------------|-----------------------|-----|-----|-----|-----|------------------------|-------|
|                 | PH1                   |     |     |     |     |                        |       |
|                 | [4]                   | [3] | [2] | [1] | [0] |                        |       |
| 80              | 0                     | 0   | 0   | 0   | X   | 0                      |       |
|                 | 0                     | 0   | 0   | 1   | X   | (2π/16)                |       |
|                 | 0                     | 0   | 1   | 0   | X   | 2(2π/16)               |       |
|                 | 0                     | 0   | 1   | 1   | X   | 3(2π/16)               |       |
|                 | 0                     | 1   | 0   | 0   | X   | 4(2π/16)               |       |
|                 | 0                     | 1   | 0   | 1   | X   | 5(2π/16)               |       |
|                 | 0                     | 1   | 1   | 0   | X   | 6(2π/16)               |       |
|                 | 0                     | 1   | 1   | 1   | X   | 7(2π/16)               |       |
|                 | 1                     | 0   | 0   | 0   | X   | 8(2π/16)               |       |
|                 | 1                     | 0   | 0   | 1   | X   | 9(2π/16)               |       |
|                 | 1                     | 0   | 1   | 0   | X   | 10(2π/16)              |       |
|                 | 1                     | 0   | 1   | 1   | X   | 11(2π/16)              |       |
|                 | 1                     | 1   | 0   | 0   | X   | 12(2π/16)              |       |
|                 | 1                     | 1   | 0   | 1   | X   | 13(2π/16)              |       |
|                 | 1                     | 1   | 1   | 0   | X   | 14(2π/16)              |       |
|                 | 1                     | 1   | 1   | 1   | X   | 15(2π/16)              |       |

**Table 5. Phase Settings for Divide Ratio = 1, 2, 4, 8, 16, 32**

| DIVIDE<br>RATIO | WITH PH0[4:0] = 00000 |     |     |     |     | PHASE LEAD<br>(RADIAN) | NOTES                                      |
|-----------------|-----------------------|-----|-----|-----|-----|------------------------|--|
|                 | PH1                   |     |     |     |     |                        |  |
|                 | [4]                   | [3] | [2] | [1] | [0] |                        |  |
| 1               | X                     | X   | X   | X   | X   | 0                      | 00000: Default Phase setting not available |
| 2               | X                     | X   | X   | X   | 0   | 0                      |  |
|                 | X                     | X   | X   | X   | 1   | (2π/2)                 |  |
| 4               | X                     | X   | X   | 0   | 0   | 0                      |  |
|                 | X                     | X   | X   | 0   | 1   | (2π/4)                 |  |
|                 | X                     | X   | X   | 1   | 0   | 2(2π/4)                |  |
|                 | X                     | X   | X   | 1   | 1   | 3(2π/4)                |  |
| 8               | X                     | X   | 0   | 0   | 0   | 0                      |  |
|                 | X                     | X   | 0   | 0   | 1   | (2π/8)                 |  |
|                 | X                     | X   | 0   | 1   | 0   | 2(2π/8)                |  |
|                 | X                     | X   | 0   | 1   | 1   | 3(2π/8)                |  |
|                 | X                     | X   | 1   | 0   | 0   | 4(2π/8)                |  |
|                 | X                     | X   | 1   | 0   | 1   | 5(2π/8)                |  |
|                 | X                     | X   | 1   | 1   | 0   | 6(2π/8)                |  |
|                 | X                     | X   | 1   | 1   | 1   | 7(2π/8)                |  |
| 16              | X                     | 0   | 0   | 0   | 0   | 0                      |  |
|                 | X                     | 0   | 0   | 0   | 1   | (2π/16)                |  |
|                 | X                     | 0   | 0   | 1   | 0   | 2(2π/16)               |  |
|                 | X                     | 0   | 0   | 1   | 1   | 3(2π/16)               |  |
|                 | X                     | 0   | 1   | 0   | 0   | 4(2π/16)               |  |
|                 | X                     | 0   | 1   | 0   | 1   | 5(2π/16)               |  |
|                 | X                     | 0   | 1   | 1   | 0   | 6(2π/16)               |  |
|                 | X                     | 0   | 1   | 1   | 1   | 7(2π/16)               |  |
|                 | X                     | 1   | 0   | 0   | 0   | 8(2π/16)               |  |
|                 | X                     | 1   | 0   | 0   | 1   | 9(2π/16)               |  |
|                 | X                     | 1   | 0   | 1   | 0   | 10(2π/16)              |  |
|                 | X                     | 1   | 0   | 1   | 1   | 11(2π/16)              |  |
|                 | X                     | 1   | 1   | 0   | 0   | 12(2π/16)              |  |
|                 | X                     | 1   | 1   | 0   | 1   | 13(2π/16)              |  |
|                 | X                     | 1   | 1   | 1   | 0   | 14(2π/16)              |  |
|                 | X                     | 1   | 1   | 1   | 1   | 15(2π/16)              |  |

**Table 5. Phase Settings for Divide Ratio = 1, 2, 4, 8, 16, 32 (continued)**

| DIVIDE<br>RATIO | WITH PH0[4:0] = 00000 |     |     |     |     | PHASE LEAD<br>(RADIAN) | NOTES |
|-----------------|-----------------------|-----|-----|-----|-----|------------------------|-------|
|                 | PH1                   |     |     |     |     |                        |       |
|                 | [4]                   | [3] | [2] | [1] | [0] |                        |       |
| 32              | 0                     | 0   | 0   | 0   | 0   | 0                      |       |
|                 | 0                     | 0   | 0   | 0   | 1   | (2π/32)                |       |
|                 | 0                     | 0   | 0   | 1   | 0   | 2(2π/32)               |       |
|                 | 0                     | 0   | 0   | 1   | 1   | 3(2π/32)               |       |
|                 | 0                     | 0   | 1   | 0   | 0   | 4(2π/32)               |       |
|                 | 0                     | 0   | 1   | 0   | 1   | 5(2π/32)               |       |
|                 | 0                     | 0   | 1   | 1   | 0   | 6(2π/32)               |       |
|                 | 0                     | 0   | 1   | 1   | 1   | 7(2π/32)               |       |
|                 | 0                     | 1   | 0   | 0   | 0   | 8(2π/32)               |       |
|                 | 0                     | 1   | 0   | 0   | 1   | 9(2π/32)               |       |
|                 | 0                     | 1   | 0   | 1   | 0   | 10(2π/32)              |       |
|                 | 0                     | 1   | 0   | 1   | 1   | 11(2π/32)              |       |
|                 | 0                     | 1   | 1   | 0   | 0   | 12(2π/32)              |       |
|                 | 0                     | 1   | 1   | 0   | 1   | 13(2π/32)              |       |
|                 | 0                     | 1   | 1   | 1   | 0   | 14(2π/32)              |       |
|                 | 0                     | 1   | 1   | 1   | 1   | 15(2π/32)              |       |
|                 | 1                     | 0   | 0   | 0   | 0   | 16(2π/32)              |       |
|                 | 1                     | 0   | 0   | 0   | 1   | 17(2π/32)              |       |
|                 | 1                     | 0   | 0   | 1   | 0   | 18(2π/32)              |       |
|                 | 1                     | 0   | 0   | 1   | 1   | 19(2π/32)              |       |
|                 | 1                     | 0   | 1   | 0   | 0   | 20(2π/32)              |       |
|                 | 1                     | 0   | 1   | 0   | 1   | 21(2π/32)              |       |
|                 | 1                     | 0   | 1   | 1   | 0   | 22(2π/32)              |       |
|                 | 1                     | 0   | 1   | 1   | 1   | 23(2π/32)              |       |
|                 | 1                     | 1   | 0   | 0   | 0   | 24(2π/32)              |       |
|                 | 1                     | 1   | 0   | 0   | 1   | 25(2π/32)              |       |
|                 | 1                     | 1   | 0   | 1   | 0   | 26(2π/32)              |       |
|                 | 1                     | 1   | 0   | 1   | 1   | 27(2π/32)              |       |
|                 | 1                     | 1   | 1   | 0   | 0   | 28(2π/32)              |       |
|                 | 1                     | 1   | 1   | 0   | 1   | 29(2π/32)              |       |
|                 | 1                     | 1   | 1   | 1   | 0   | 30(2π/32)              |       |
|                 | 1                     | 1   | 1   | 1   | 1   | 31(2π/32)              |       |

## 10 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The CDCL1810 is a high-performance buffer that can generate 10 copies of CML clock outputs from a LVDS input. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency.

#### 10.1.1 Clock Distribution for Multiple TI Keystone DSPs




Figure 8. CDCL1810 Application Drawing

##### 10.1.1.1 Design Requirements

A typical application example is multi DSP chip environment. The CDCL1810 is used to buffer the common clocks to the DSP.


##### 10.1.1.2 Detailed Design Procedure

The CDCL1810 supports output group phase alignment, if a divider gets reprogrammed. The output group phase alignment circuit will disable all outputs after changing a single divider. The outputs are enabled after the phases are aligned. See [Figure 9](#).


If an output gets enabled/disabled, the phase synchronization circuit will ensure that all outputs are in phase. To ensure phase alignment the outputs needs to be disabled for a short time. See [Figure 10](#).

## Application Information (continued)

### 10.1.1.3 Application Curves



**Figure 9. Output Group Divider Change**



**Figure 10. Individual Output Disable/Enable**

## 11 Power Supply Recommendations

The device is designed to operate from an input voltage supply of 1.8 V for analog supply (AVDD) and core supply (VDD). Both AVDD and VDD can be supplied by a single source.

## 12 Layout

### 12.1 Layout Guidelines

- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed; however, soldering to the Thermal Dissipation Pad can be difficult.
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.

#### NOTE

The device must be soldered to ground ( $V_{SS}$ ) using as many ground vias as possible. The device performance will be severely impacted if the exposed thermal pad is not grounded appropriately.

## 12.2 Layout Example





Figure 11. Layout Example: Signal Layer (TOP)

## Layout Example (continued)



**Figure 12. Layout Example: Bottom Layer with Decoupling Capacitors**



## 13 Device and Documentation Support

### 13.1 Trademarks

All trademarks are the property of their respective owners.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| CDCL1810RGZR     | ACTIVE        | VQFN         | RGZ                | 48   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | CDCL<br>1810            | <a href="#">Samples</a> |
| CDCL1810RGZRG4   | ACTIVE        | VQFN         | RGZ                | 48   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | CDCL<br>1810            | <a href="#">Samples</a> |
| CDCL1810RGZT     | ACTIVE        | VQFN         | RGZ                | 48   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | CDCL<br>1810            | <a href="#">Samples</a> |
| CDCL1810RGZTG4   | ACTIVE        | VQFN         | RGZ                | 48   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | CDCL<br>1810            | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

---

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CDCL1810RGZR | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q2            |
| CDCL1810RGZT | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q2            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CDCL1810RGZR | VQFN         | RGZ             | 48   | 2500 | 336.6       | 336.6      | 28.6        |
| CDCL1810RGZT | VQFN         | RGZ             | 48   | 250  | 213.0       | 191.0      | 55.0        |

RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



4204101/F 06/11


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206354-3/Z 03/15

NOTE: All linear dimensions are in millimeters



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |  |
|------------------------------|--|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>   |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>   |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |  |
|-------------------------------|--|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)