
- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 7.4 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Supports Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift
- I_{off} Supports Partial-Power-Down Mode Operation
- Shift Register Has Direct Clear



description/ordering information

The SN74LV595A is an 8-bit shift register designed for 2-V to 5.5-V V_{CC} operation.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (\overline{SRCLR}) input, serial (SER) input, and a serial output for cascading. When the output-enable (\overline{OE}) input is high, all outputs except $Q_{H'}$ are in the high-impedance state.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKA	\GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP - PW	Reel of 2000	SN74LV595AIPWREP	LV595EP

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN74LV595A-EP **8-BIT SHIFT REGISTER** WITH 3-STATE OUTPUT REGISTERS SCLS568B – JANUARY 2004 – REVISED MAY 2004

FUNCTION TABLE

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	OE	FUNCTION
Х	Х	Х	Х	Н	Outputs Q _A –Q _H are disabled.
Х	Χ	Χ	Χ	L	Outputs Q _A –Q _H are enabled.
Х	Χ	L	X	Χ	Shift register is cleared.
L	1	Н	Х	Х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Χ	\downarrow	Н	Х	Χ	Shift-register state is not changed.
Х	Χ	Χ	\uparrow	Χ	Shift-register data is stored in the storage register.
Х	Χ	Χ	\downarrow	Χ	Storage-register state is not changed.




logic diagram (positive logic)





SCLS568B - JANUARY 2004 - REVISED MAY 2004





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Output voltage range applied in the high or low state, V _O (see Notes 1 and 2)0.5	V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 3)	108°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
.,	Heat I and Count and the ma	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		V
V_{IH}	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} ×0.7		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		
		V _{CC} = 2 V		0.5	
V/	Lauria de la controlta de	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V
V_{IL}	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
V_{I}	Input voltage		0	5.5	V
VO	Output valtage	High or low state	0	VCC	V
	Output voltage	3-state	0	5.5	V
		V _{CC} = 2 V		-50	μΑ
1	High lavel autout august	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
ЮН	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16	
		V _{CC} = 2 V		50	μΑ
	Lavoria and and and animals	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
lOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16	
		V _{CC} = 2.3 V to 2.7 V		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20	
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS568B - JANUARY 2004 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	v _{cc}	MIN	TYP	MAX	UNIT
		$I_{OH} = -50 \mu\text{A}$	2 V to 5.5 V	V _{CC} -0.1			
		$I_{OH} = -2 \text{ mA}$	2.3 V	2			
	$Q_{H'}$	I _{OH} = -6 mA	2.1/	2.48			V
VOH	Q _A -Q _H	IOH = -8 mA	3 V	2.48			V
	$Q_{H'}$	I _{OH} = -12 mA	4.5.1/	3.8			
	Q _A -Q _H	I _{OH} = -16 mA	4.5 V	3.8			
		I _{OL} = 50 μA	2 V to 5.5 V			0.1	
		$I_{OL} = 2 \text{ mA}$	2.3 V			0.4	
l.,	$Q_{H'}$	I _{OL} = 6 mA	0.1/			0.44	V
VOL	Q _A -Q _H	$I_{OL} = 8 \text{ mA}$	3 V			0.44	V
	$Q_{H'}$	I _{OL} = 12 mA	4.5.1/			0.55	
	Q _A -Q _H	I _{OL} = 16 mA	4.5 V			0.55	
II		V _I = 5.5 V or GND	0 to 5.5 V			±1	μΑ
loz		$V_O = V_{CC}$ or GND	5.5 V			±5	μΑ
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
I _{off}		V_I or $V_O = 0$ to 5.5 V	0			5	μΑ
Ci	_	$V_I = V_{CC}$ or GND	3.3 V		3.5		pF

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C			
			MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low	7		7.5		
t _w	t _W Pulse duration	RCLK high or low	7		7.5		ns
		SRCLR low	6		6.5		
		SER before SRCLK↑	5.5		5.5		
١.	Oction times	SRCLK↑ before RCLK↑†	8		9		
t _{su}	Setup time	SRCLR low before RCLK↑	8.5		9.5		ns
		SRCLR high (inactive) before SRCLK↑	4		4		
th	Hold time	SER after SRCLK↑	1.5		1.5		ns

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C			BAAV	
			MIN	MAX	MIN	MAX	UNIT
		SRCLK high or low	5.5		5.5		
t _w	t _W Pulse duration	RCLK high or low	5.5		5.5		ns
		SRCLR low	5		5		
		SER before SRCLK↑	3.5		3.5		
١.	Cohun time	SRCLK↑ before RCLK↑†	8		8.5		
t _{su}	Setup time	SRCLR low before RCLK↑	8		9		ns
		SRCLR high (inactive) before SRCLK↑	3		3		
t _h	Hold time	SER after SRCLK↑	1.5		1.5		ns

This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C				
			MIN	MAX	MIN	MAX	UNIT	
		SRCLK high or low	5		5			
t _w	t _W Pulse duration	RCLK high or low	5		5		ns	
		SRCLR low	5.2		5.2			
		SER before SRCLK↑	3		3			
١.	Oathur thurs	SRCLK↑ before RCLK↑†	5		5			
tsu	Setup time	SRCLR low before RCLK↑	5		5		ns	
		SRCLR high (inactive) before SRCLK↑	2.5		2.5			
th	Hold time	SER after SRCLK↑	2		2		ns	

[†] This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SCLS568B - JANUARY 2004 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	գ = 25°C	;		MAX	LIMIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
,			C _L = 15 pF	65	80		45		N 41 1-
f _{max}			C _L = 50 pF	60	70		40		MHz
^t PLH	DOLK	0 0			8.4	14.2	1	15.8	
^t PHL	RCLK Q _A -Q _H]		8.4	14.2	1	15.8		
^t PLH	CDCLIA]		9.4	19.6	1	22.2	
^t PHL	SRCLK	Q _H ′]		9.4	19.6	1	22.2	
^t PHL	SRCLR	$Q_{H'}$	C _L = 15 pF		8.7	14.6	1	16.3	ns
^t PZH	ŌE —]		8.2	13.9	1	15	
tPZL		Q_A-Q_H			10.9	18.1	1	20.3	
^t PHZ		OE QA-QH]		8.3	13.7	1	15.6	
^t PLZ	OE	Q _A –Q _H			9.2	15.2	1	16.7	
^t PLH	DOLK	0.0			11.2	17.2	1	19.3	
^t PHL	RCLK	Q_A-Q_H]		11.2	17.2	1	19.3	
^t PLH	CDCLIA	0			13.1	22.5	1	25.5	
^t PHL	SRCLK	Q _H ′]		13.1	22.5	1	25.5	1
^t PHL	SRCLR	Q _H ′	$C_{L} = 50 \text{ pF}$		12.4	18.8	1	21.1	ns
^t PZH		ŌE Q _A -Q _H	1		10.8	17	1	18.3	
[†] PZL	OE OE				13.4	21	1	23	
^t PHZ		0.0	1		12.2	18.3	1	19.5	
^t PLZ	ÜE	Q _A –Q _H			14	20.9	1	22.6	



SN74LV595A-EP **8-BIT SHIFT REGISTER** WITH 3-STATE OUTPUT REGISTERS SCLS568B - JANUARY 2004 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	4 = 25°C	;	MIN	MAX	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
			C _L = 15 pF	80	120		70		N 41 1-
f _{max}			C _L = 50 pF	55	105		50		MHz
^t PLH	DOLK				6	11.9	1	13.5	
^t PHL	RCLK	Q_A-Q_H			6	11.9	1	13.5	
^t PLH	CDCI K				6.6	13	1	15	
^t PHL	SRCLK	Q _H ′			6.6	13	1	15	
^t PHL	SRCLR	Q _H ′	C _L = 15 pF		6.2	12.8	1	13.7	ns
^t PZH	ŌĒ	0.0			6	11.5	1	13.5	
^t PZL		Q_A-Q_H			7.8	11.5	1	13.5	
^t PHZ	ŌĒ	0.0			6.1	14.7	1	15.2	
tPLZ	OE	Q_A-Q_H			6.3	14.7	1	15.2	
^t PLH	DOLK	0 0			7.9	15.4	1	17	
^t PHL	RCLK	Q_A-Q_H			7.9	15.4	1	17	
^t PLH	CDCLK	0			9.2	16.5	1	18.5	
^t PHL	SRCLK	Q _H ′			9.2	16.5	1	18.5	
^t PHL	SRCLR	Q _H ′	C _L = 50 pF		9	16.3	1	17.2	ns
^t PZH			7		7.8	15	1	17	
^t PZL	ŌE ŌE	Q_A-Q_H			9.6	15	1	17	
^t PHZ		0 . 0	7		8.1	15.7	1	16.2	
^t PLZ	UE	Q _A –Q _H			9.3	15.7	1	16.2	

SCLS568B - JANUARY 2004 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	Վ = 25° C	;	BAIN!	14 A V	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
			C _L = 15 pF	135	170		115		N 41 1-
f _{max}			C _L = 50 pF	120	140		95		MHz
tPLH	BOLK	0 0			4.3	7.4	1	8.5	
^t PHL	RCLK	Q_A – Q_H			4.3	7.4	1	8.5	
t _{PLH}	CDCI IX	0			4.5	8.2	1	9.4	
^t PHL	SRCLK	Q _H ′			4.5	8.2	1	9.4	
t _{PHL}	SRCLR	Q _H ′	C _L = 15 pF		4.5	8	1	9.1	ns
^t PZH	ŌĒ				4.3	8.6	1	10	
tPZL		Q_A-Q_H			5.4	8.6	1	10	
^t PHZ		OE QA-QH			2.4	6	1	7.1	
tPLZ	OE	Q_A – Q_H			2.7	5.1	1	7.2	
^t PLH	RCLK	0 - 0 -			5.6	9.4	1	10.5	
^t PHL	ROLK	Q_A-Q_H			5.6	9.4	1	10.5	
^t PLH	SRCLK	0			6.4	10.2	1	11.4	
^t PHL	SRULK	Q _H ′			6.4	10.2	1	11.4	
^t PHL	SRCLR	Q _H ′	$C_{L} = 50 \text{ pF}$		6.4	10	1	11.1	ns
tpZH	ŌE ŌE				5.7	10.6	1	12	
tpZL		Q_A – Q_H			6.8	10.6	1	12	
t _{PHZ}		0.0.	1 !		3.5	10.3	1	11	
tPLZ	OE	Q _A -Q _H			3.4	10.3	1	11	

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.3		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2		V
VOH(V)	Quiet output, minimum dynamic VOH		2.8		V
V _{IH} (D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	NDITIONS	VCC	TYP	UNIT
<u> </u>	Dawar discination conscitones	C. 50 pF	f = 10 MHz	3.3 V	111	~F
Cpd	Power dissipation capacitance	$C_L = 50 pF$,	I = IU MHZ	5 V	114	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzi and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

31-May-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV595AIPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV595EP	Samples
V62/04696-01XE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV595EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

31-May-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV595A-EP:

Catalog: SN74LV595A

Automotive: SN74LV595A-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV595AIPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LV595AIPWREP	TSSOP	PW	16	2000	367.0	367.0	35.0	

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity