![Texas Instruments]

bq25504 Ultra Low-Power Boost Converter With Battery Management for Energy Harvester Applications

1 Features

- Ultra Low-Power With High-Efficiency DC-DC Boost Converter/Charger
  - Continuous Energy Harvesting From Low-Input Sources: $V_{IN} \geq 80$ mV (Typical)
  - Ultra-Low Quiescent Current: $I_Q < 330$ nA (Typical)
  - Cold-Start Voltage: $V_{IN} \geq 330$ mV (Typical)
- Programmable Dynamic Maximum Power Point Tracking (MPPT)
  - Integrated Dynamic Maximum Power Point Tracking for Optimal Energy Extraction From a Variety of Energy Generation Sources
  - Input Voltage Regulation Prevents Collapsing Input Source
- Energy Storage
  - Energy Can be Stored to Rechargeable Li-ion Batteries, Thin-film Batteries, Super-Capacitors, or Conventional Capacitors
- Battery Charging and Protection
  - User Programmable Undervoltage and Overvoltage Levels
  - On-Chip Temperature Sensor With Programmable Overtemperature Shutoff
- Battery Status Output
  - Battery Good Output Pin
  - Programmable Threshold and Hysteresis
  - Warn Attached Microcontrollers of Pending Loss of Power
  - Can be Used to Enable or Disable System Loads

2 Applications

- Energy Harvesting
- Solar Chargers
- Thermal Electric Generator (TEG) Harvesting
- Wireless Sensor Networks (WSNs)
- Industrial Monitoring
- Environmental Monitoring
- Bridge and Structural Health Monitoring (SHM)
- Smart Building Controls
- Portable and Wearable Health Devices
- Entertainment System Remote Controls

3 Description

The bq25504 device is the first of a new family of intelligent integrated energy harvesting nano-power management solutions that are well suited for meeting the special needs of ultra low power applications. The device is specifically designed to efficiently acquire and manage the microwatts (µW) to miliwatts (mW) of power generated from a variety of DC sources like photovoltaic (solar) or thermal electric generators. The bq25504 is the first device of its kind to implement a highly efficient boost converter/charger targeted toward products and systems, such as wireless sensor networks (WSNs) which have stringent power and operational demands. The design of the bq25504 starts with a DC-DC boost converter/charger that requires only microwatts of power to begin operating.

Once started, the boost converter/charger can effectively extract power from low-voltage output harvesters such as thermoelectric generators (TEGs) or single- or dual-cell solar panels. The boost converter can be started with V_{IN} as low as 330 mV, and once started, can continue to harvest energy down to $V_{IN} = 80$ mV.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq25504	VQFN (16)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Solar Application Circuit

Table of Contents

4 Revision History

Changes from Revision B (December 2014) to Revision C   **Page**

Changes from Revision A (September 2012) to Revision B   **Page**

Changes from Original (October 2011) to Revision A   **Page**

5 Description (Continued)

The bq25504 also implements a programmable maximum power point tracking sampling network to optimize the transfer of power into the device. Sampling the VIN_DC open-circuit voltage is programmed using external resistors, and held with an external capacitor (C_{REF}).

For example solar cells that operate at maximum power point (MPP) of 80% of their open-circuit voltage, the resistor divider can be set to 80% of the VIN_DC voltage and the network will control the VIN_DC to operate near that sampled reference voltage. Alternatively, an external reference voltage can be provide by a MCU to produce a more complex MPPT algorithm.

The bq25504 was designed with the flexibility to support a variety of energy storage elements. The availability of the sources from which harvesters extract their energy can often be sporadic or time-varying. Systems will typically need some type of energy storage element, such as a rechargeable battery, super capacitor, or conventional capacitor. The storage element ensures that constant power is available when needed for the systems. The storage element also allows the system to handle any peak currents that cannot directly come from the input source.

To prevent damage to a customer's storage element, both maximum and minimum voltages are monitored against the user programmed undervoltage (UV) and overvoltage (OV) levels.

To further assist users in the strict management of their energy budgets, the bq25504 toggles the battery good flag to signal an attached microprocessor when the voltage on an energy storage battery or capacitor has dropped below a preset critical level. This warning should trigger the shedding of load currents to prevent the system from entering an undervoltage condition. The OV, UV, and battery good thresholds are programmed independently.

All the capabilities of bq25504 are packed into a small-footprint, 16-lead, 3-mm x 3-mm VQFN package.

6 Pin Configuration and Functions

RGT Package
16 Pins
Top View

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AVSS	12	Supply	Signal ground connection for the device
LBST	16	Input	Inductor connection for the boost charger switching node. Connect a 22 µH inductor between this pin and pin 2 (VIN_DC).
OK_HYST	9	Input	Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT_OK hysteresis threshold. If not used, connect this pin to GND.
OK_PROG	10	Input	Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT_OK threshold. If not used, connect this pin to GND.
OT_PROG	5	Input	Digital Programming input for IC overtemperature threshold. Connect to GND for 60 C threshold or VSTOR for 120 C threshold.
VBAT	14	I/O	Connect a rechargeable storage element with at least 100 uF of equivalent capacitance to this pin.
VBAT_OK	11	Output	Digital output for battery good indicator. Internally referenced to the VSTOR voltage. Leave floating if not used.
VBAT_OV	6	Input	Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VSTOR = VBAT overvoltage threshold.
VBAT_UV	8	Input	Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT undervoltage threshold. The PFET between VBAT and VSTOR opens if the voltage on VSTOR is below this threshold.
VIN_DC	2	Input	DC voltage input from energy harvesters. Connect at least a 4.7 µF capacitor as close as possible between this pin and pin 1.
VOC_SAMP	3	Input	Sampling pin for MPPT network. Connect to the mid-point of external resistor divider between VIN_DC and GND for setting the MPP threshold voltage which will be stored on the VREF_SAMP pin. To disable the MPPT sampling circuit, connect to VSTOR.
VRDIV	7	Output	Resistor divider biasing voltage.
VREF_SAMP	4	Input	Connect a 0.01 µF low leakage capacitor from this pin to GND to store the voltage to which VIN_DC will be regulated. This voltage is provided by the MPPT sample circuit. When MPPT is disabled, either use an external voltage source to provide this voltage or tie this pin to GND to disable input voltage regulation (i.e. operate from a low impedance power supply).
VSS	1	Input	General ground connection for the device
VSS	13	Supply	General ground connection for the device
VSTOR	15	Output	Connection for the output of the boost charger, which is typically connected to the system load. Connect at least a 4.7 µF capacitor in parallel with a 0.1 µF capacitor as close as possible to between this pin and pin 1 (VSS).

7 Specifications

7.1 Absolute Maximum Ratings[1]

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN_DC, VOC_SAMP, VREF_SAMP, VBAT_OV, VBAT_UV, VRDIV, OK_HYST, OK_PROG, VBAT_OK, VBAT, VSTOR, LBST[2]	−0.3	5.5	V
Peak Input Power, P_{IN_PK}			400	mW
Operating junction temperature range, T_J		−40	125	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute−maximum−rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to V_{SS}/ground terminal.

7.2 Handling Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		−65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]		2	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]		500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{IN\ (DC)}$	DC input voltage into VIN_DC[1]	0.13		3	V
VBAT	Battery voltage range[2]	2.5		5.25	V
C_{HVR}	Input capacitance	4.23	4.7	5.17	µF
C_{STOR}	Storage capacitance	4.23	4.7	5.17	µF
C_{BAT}	Battery pin capacitance or equivalent battery capacity	100			µF
C_{REF}	Sampled reference storage capacitance	9	10	11	nF
$R_{OC1} + R_{OC2}$	Total resistance for setting for MPPT reference.	18	20	22	MΩ
$R_{OK}1 + R_{OK}2 + R_{OK}3$	Total resistance for setting reference voltage.	9	10	11	MΩ
$R_{UV1} + R_{UV2}$	Total resistance for setting reference voltage.	9	10	11	MΩ
$R_{OV1} + R_{OV2}$	Total resistance for setting reference voltage.	9	10	11	MΩ
L_{BST}	Input inductance	19.8	22	24.2	µH
T_A	Operating free air ambient temperature	−40		85	°C
T_J	Operating junction temperature	−40		105	°C

(1) Maximum input power ≤ 300 mW. Cold start has been completed
(2) VBAT_OV setting must be higher than VIN_DC

7.4 Thermal Information

		bq25504	UNIT
	THERMAL METRIC[1]	**QFN**	
		16 PINS	
$R_{θJA}$	Junction-to-ambient thermal resistance	48.5	°C/W
$R_{θJC(top)}$	Junction-to-case (top) thermal resistance	63.9	
$R_{θJB}$	Junction-to-board thermal resistance	22	
ψ_{JT}	Junction-to-top characterization parameter	1.8	
ψ_{JB}	Junction-to-board characterization parameter	22	
$R_{θJC(bot)}$	Junction-to-case (bottom) thermal resistance	6.5	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

Product Folder Links: *bq25504*

7.5 Electrical Characteristics

Over recommended temperature range, typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for conditions of VIN_DC = 1.2V, VBAT = VSTOR = 3V. External components L_{BST} = 22 µH, C_{HVR} = 4.7 µF C_{STOR}= 4.7 µF.

| PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BOOST CONVERTER \ CHARGER STAGE						
$V_{IN(DC)}$	DC input voltage into VIN_DC	Cold-start completed	130		3000	mV
$I_{IN(DC)}$	Peak Current flowing from V_{IN} into VIN_DC input	0.5V < V_{IN} < 3 V; VSTOR = 4.2 V		200	300	mA
P_{IN}	Input power range for normal charging	VBAT > VIN_DC; VIN_DC = 0.5 V	0.01		300	mW
$V_{IN(CS)}$	Cold-start Voltage. Input voltage that will start charging of VSTOR	VBAT < VBAT_UV; VSTOR = 0 V; 0°C < T_A < 85°C		330	450	mV
$P_{IN(CS)}$	Minimum cold-start input power to start normal charging	VBAT < VSTOR$_{(CHGEN)}$ VIN_DC clamped to VIN_CS by cold start circuit VBAT = 100 µF ceramic		15		µW
V_{STOR_CHGEN}	Voltage on VSTOR when cold start operation ends and normal charger operation begins		1.6	1.77	1.95	V
$R_{BAT(on)}$	Resistance of switch between VBAT and VSTOR when turned on.	VBAT = 4.2 V; VSTOR load = 50 mA			2	Ω
$R_{DS(on)}$	Charger Low Side switch ON resistance	VBAT = 2.1 V			2	Ω
		VBAT = 4.2 V			2	
	Charger rectifier High Side switch ON resistance	VBAT = 2.1 V			5	Ω
		VBAT = 4.2 V			5	
f_{SW_BST}	Boost converter mode switching frequency				1	MHz
BATTERY MANAGEMENT						
I_{VBAT}	Leakage on VBAT pin	VBAT = 2.1 V; VBAT_UV = 2.3 V, T_J = 25°C VSTOR = 0 V		1	5	nA
		VBAT = 2.1 V; VBAT_UV = 2.3 V, −40°C < T_J < 65°C, VSTOR = 0 V			80	nA
I_{VSTOR}	VSTOR Quiescent current Charger Shutdown in UV Condition	VIN_DC = 0V; VBAT < VBAT_UV = 2.4V; VSTOR = 2.2V, No load on VBAT		330	750	nA
	VSTOR Quiescent current Charger Shutdown in OV Condition	VIN_DC = 0V, VBAT > VBAT_OV, VSTOR = 4.25, No load on VBAT		570	1400	nA
V_{BAT_OV}	Programmable voltage range for overvoltage threshold (Battery voltage is rising)	VSTOR increasing	2.5		5.25	V
$V_{BAT\_OV\_HYST}$	Battery voltage overvoltage hysteresis threshold (Battery voltage is falling), internal threshold	VSTOR decreasing	18	35	89	mV
V_{BAT_UV}	Programmable voltage range for under voltage threshold (Battery voltage is falling)	VSTOR decreasing; VBAT_UV > V_{Bias}	2.2		VBAT_OV	V
$V_{BAT\_UV\_HYST}$	Battery under voltage threshold hysteresis, internal thershold	VSTOR increasing	40	80	125	mV
V_{BAT_OK}	Programmable voltage range for threshold voltage for high to low transition of digital signal indicating battery is OK,	VSTOR decreasing	VBAT_UV		VBAT_OV	V
$V_{BAT\_OK\_HYST}$	Programmable voltage range for threshold voltage for low to high transition of digital signal indicating battery is OK,	VSTOR increasing	50		VBAT_OV-VBAT_UV	mV
$V_{BAT\_ACCURACY}$	Overall Accuracy for threshold values, UV, OV, VBAT_OK	Selected resistors are 0.1% tolerance	−5%		5%	
V_{BAT_OKH}	VBAT OK (High) threshold voltage	Load = 10 µA			VSTOR-200mV	V
V_{BAT_OKL}	VBAT OK (Low) threshold voltage	Load = 10 µA			100	mV
TSD_PROTL	The temperature at which the boost converter is disabled and the switch between VBAT and VSTOR is disconnected to protect the battery	OT_Prog = LO		65		°C
TSD_PROTH		OT_Prog = HI		120		
OT_Prog	Voltage for OT_PROG High setting		2			V
	Voltage for OT_PROG Low setting				0.3	V
BIAS and MPPT CONTROL STAGE						
VOC_sample	Sampling period of VIN_DC open circuit voltage			16		s
VOC_Settling	Sampling period of VIN_DC open circuit voltage			256		ms
VIN_Reg	Regulation of VIN_DC during charging	0.5 V <V_{IN}< 3 V; I_{IN} (DC) = 10 mA	−10%		10%	
VIN_shutoff	DC input voltage into VIN_DC when charger is turned off		40	80	130	mV
MPPT_Disable	Threshold on VOC_SAMP to disable MPPT functionality		VSTOR-15 mV			V
VBIAS	Voltage node which is used as reference for the programmable voltage thresholds	VIN_DC ≥ 0.5V; VSTOR ≥ 1.8 V	1.21	1.25	1.27	V

Product Folder Links: *bq25504*

7.6 Typical Characteristics

VSTOR = Keithley Sourcemeter configured to measure current & voltage source set to hold the VSTOR voltage = 1.8V, 3.0V or 5.5V; VBAT_OV = 5.5V and measurement taken between MPPT measurements

VIN_DC = Keithley Source Meter configured with I_{COMP} = 10 μA and outputting 0 to 3.0 V

Figure 1. Efficiency vs Input Voltage

VIN_DC = Keithley Source Meter configured with I_{COMP} = 100 μA and voltage source varied from 0.1 V to 3.0 V

Figure 2. Efficiency vs Input Voltage

VIN_DC = Keithley Source Meter configured with I_{COMP} = 10 mA and voltage source varied from 0.1 V to 3.0 V

Figure 3. Efficiency vs Input Voltage

VIN_DC = Keithley Source Meter configured with voltage source = 2.0 V and I_{COMP} varied from 0.01 mA to 100 mA

Figure 4. Efficiency vs Input Current

VIN_DC = Keithley Source Meter configured with voltage source = 1.0 V and I_{COMP} varied from 0.01 mA to 100 mA

Figure 5. Efficiency vs Input Current

VIN_DC = Keithley Source Meter configured with voltage source = 0.5 V and I_{COMP} varied from 0.01 mA to 100 mA

Figure 6. Efficiency vs Input Current

Typical Characteristics (continued)

VSTOR = Keithley Sourcemeter configured to measure current & voltage source set to hold the VSTOR voltage = 1.8V, 3.0V or 5.5V; VBAT_OV = 5.5V and measurement taken between MPPT measurements


VIN_DC = Keithley Source Meter configured with voltage source = 0.2 V and I_{COMP} varied from 0.01 mA to 100 mA

VSTOR = Keithley Source Meter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V

Figure 7. Efficiency vs Input Current

VIN_DC = floating

VBAT = Keithley Sourcemeter configured to measure current and voltage source varied from 1.8 V, 3 V or 4 V

Figure 8. VSTOR Quiescent Current vs Temperature

Figure 9. Sample Period vs Temperature

Figure 10. Settling Period vs Temperature

Product Folder Links: *bq25504*

8 Detailed Description

8.1 Overview

The bq25504 is the first of a new family of intelligent integrated energy harvesting Nano-Power management solutions that are well suited for meeting the special needs of ultra low power applications. The product is specifically designed to efficiently acquire and manage the microwatts (µW) to miliwatts (mW) of power generated from a variety of DC sources like photovoltaic (solar) or thermal electric generators (TEGs). The bq25504 is a highly efficient boost charger targeted toward products and systems, such as wireless sensor networks (WSN) which have stringent power and operational demands. The design of the bq25504 starts with a DCDC boost charger that requires only microwatts of power to begin operating.

Once the VSTOR voltage is above VSTOR_CHGEN (1.8V typical), for example, after a partially discharged battery is attached to VBAT, the boost charger can effectively extract power from low voltage output harvesters such as TEGs or single or dual cell solar panels outputing voltages down to VIN(DC) (130mV minimum). When starting from VSTOR=VBAT < 100mV, the cold start circuit needs at least VIN(CS), 330 mV typical, to charge VSTOR up to 1.8V.

The bq25504 implements a programmable maximum power point tracking (MPPT) sampling network to optimize the transfer of power into the device. Sampling of the VIN_DC open circuit voltage is programmed using external resistors, and that sample voltage is held with an external capacitor connected to the VREF_SAMP pin.

For example solar cells that operate at maximum power point (MPP) of 80% of their open circuit voltage, the resistor divider can be set to 80% of the VIN_DC voltage and the network will control the VIN_DC to operate near that sampled reference voltage. Alternatively, an external reference voltage can be applied directly to the VREF_SAMP pin by a MCU to implement a more complex MPPT algorithm.

The bq25504 was designed with the flexibility to support a variety of energy storage elements. The availability of the sources from which harvesters extract their energy can often be sporadic or time-varying. Systems will typically need some type of energy storage element, such as a re-chargeable battery, super capacitor, or conventional capacitor. The storage element will make certain constant power is available when needed for the systems. The storage element also allows the system to handle any peak currents that can not directly come from the input source. To prevent damage to the storage element, both maximum and minimum voltages are monitored against the user programmable undervoltage (VBAT_UV) and overvoltage (VBAT_OV) levels.

To further assist users in the strict management of their energy budgets, the bq25504 toggles the battery good flag to signal an attached microprocessor when the voltage on an energy storage battery or capacitor has dropped below a pre-set critical level. This should trigger the shedding of load currents to prevent the system from entering an undervoltage condition. The OV and battery good (VBAT_OK) thresholds are programmed independently.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Maximum Power Point Tracking

Maximum power point tracking (MPPT) is implemented in order to maximize the power extracted from an energy harvester source. The boost converter indirectly modulates the input impedance of the main boost charger by regulating the charger's input voltage, as sensed by the VIN_DC pin, to the sampled reference voltage stored on the VREF_SAMP pin. The MPPT circuit obtains a new reference voltage every 16 s (typical) by periodically disabling the charger for 256 ms (typical) and sampling a fraction of the harvester's open-circuit voltage (VOC). For solar harvesters, the maximum power point is typically 70%-80% of VOC and for thermoelectric harvesters, the MPPT is typically 50%. The exact ratio for MPPT can be optimized to meet the needs of the input source being used by connecting external resistors R_{OC1} and R_{OC2} between VIN_DC and GND with mid-point at VOC_SAMP.

$$VREF\_SAMP = VIN\_DC(OpenCircuit)\left(\frac{R_{OC1}}{R_{OC1} + R_{OC2}}\right)$$

(1)

Spreadsheet SLUC484 provides help on sizing and selecting the resistors.

Product Folder Links: *bq25504*

Feature Description (continued)

The internal MPPT circuitry and the periodic sampling of VIN_DC can be disabled by tying the VOC_SAMP pin to VSTOR. An external reference voltage can be fed to the VREF_SAMP pin. The boost converter will then regulate VIN_DC to the externally provided reference. If input regulation is not desired (i.e. the input source is a low-impedance output battery or power supply instead of a high impedance output energy harvester), VREF_SAMP can be tied to GND.

8.3.2 Battery Undervoltage Protection

To prevent rechargeable batteries from being deeply discharged and damaged, and to prevent completely depleting charge from a capacitive storage element, the undervoltage (VBAT_UV) threshold must be set using external resistors. The VBAT_UV threshold voltage when the battery voltage is decreasing is given by Equation 2:

$$VBAT\_UV = VBIAS\left(1 + \frac{R_{UV2}}{R_{UV1}}\right)$$

(2)

The sum of the resistors is recommended to be no higher than 10 MΩ that is, $R_{UV1} + R_{UV2} = 10$ MΩ. Spreadsheet SLURAQ1 provides help on sizing and selecting the resistors.

The undervoltage threshold when the battery voltage is increasing is VBAT_UV plus an internal hysteresis voltage denoted by VBAT_UV_HYST. For the VBAT_UV feature to function properly, the load must be connected to the VSTOR pin while the storage element should be connected to the VBAT pin. Once the VSTOR pin voltage goes above VBAT_UV plus VBAT_UV_HYST threshold, the VSTOR pin and the VBAT pins are effectively shorted through an internal PMOS FET. The switch remains closed until the VSTOR pin voltage falls below the VBAT_UV threshold. The VBAT_UV threshold should be considered a fail safe to the system. The system load should be removed or reduced based on the VBAT_OK threshold which should be set above the VBAT_UV threshold.

8.3.3 Battery Overvoltage Protection

To prevent rechargeable batteries from being exposed to excessive charging voltages and to prevent over charging a capacitive storage element, the over-voltage (VBAT_OV) threshold level must be set using external resistors. This is also the voltage value to which the charger will regulate the VSTOR/VBAT pin when the input has sufficient power. The VBAT_OV threshold when the battery voltage is rising is given by Equation 3:

$$VBAT\_OV = \frac{3}{2}VBIAS\left(1 + \frac{R_{OV2}}{R_{OV1}}\right)$$

(3)

The sum of the resistors is recommended to be no higher 10 MΩ that is, $R_{OV1} + R_{OV2} = 10$ MΩ. Spreadsheet SLURAQ1 provides help with sizing and selecting the resistors.

The overvoltage threshold when the battery voltage is decreasing is given by VBAT_OV - VBAT_OV_HYST. Once the voltage at the battery reaches the VBAT_OV threshold, the boost converter is disabled. The charger will start again once the battery voltage drop by VBAT_OV_HYST. When there is excessive input energy, the VBAT pin voltage will ripple between the VBAT_OV and the VBAT_OV - VBAT_OV_HYST levels.

CAUTION

If VIN_DC is higher than VSTOR and VSTOR is higher than VBAT_OV, the input VIN_DC is pulled to ground through a small resistance to stop further charging of the attached battery or capacitor. It is critical that if this case is expected, the impedance of the source attached to VIN_DC be higher than 20 Ω and not a low impedance source.

8.3.4 Battery Voltage in Operating Range (VBAT_OK Output)

The IC allows the user to set a programmable voltage independent of the overvoltage and undervoltage settings to indicate whether the VSTOR voltage (and therefore the VBAT voltage when the PFET between the two pins is turned on) is at an acceptable level. When the battery voltage is decreasing the threshold is set by Equation 4:

Feature Description (continued)

$$VBAT\_OK\_PROG = VBIAS\left(1 + \frac{R_{OK2}}{R_{OK1}}\right)$$

(4)

When the battery voltage is increasing, the threshold is set by Equation 5:

$$VBAT\_OK\_HYST = VBIAS\left(1 + \frac{R_{OK2} + R_{OK3}}{R_{OK1}}\right)$$

(5)

The sum of the resistors are recommended to be approximately 10 MΩ i.e., $R_{OK1} + R_{OK2} + R_{OK3} = 10$ MΩ. Spreadsheet SLURAQ1 provides help on sizing and selecting the resistors.

The logic high level of this signal is equal to the VSTOR voltage and the logic low level is ground. The logic high level has ~20 KΩ internally in series to limit the available current to prevent MCU damage until it is fully powered. The VBAT_OK_PROG threshold must be greater than or equal to the UV threshold. Figure 11 shows the relative position of the various threshold voltages.

Figure 11. Summary of VSTOR Threshold Voltages

8.3.5 Nano-Power Management and Efficiency

The high efficiency of the bq25504 charger is achieved via the proprietary Nano-Power management circuitry and algorithm. This feature essentially samples and holds the VSTOR voltage in order to reduce the average quiescent current. That is, the internal circuitry is only active for a short period of time and then off for the remaining period of time at the lowest feasible duty cycle. A portion of this feature can be observed in Figure 19 where the VRDIV node is monitored. Here the VRDIV node provides a connection to the VSTOR voltage (first pulse) and then generates the reference levels for the VBAT_OV and VBAT_OK resistor dividers for a short period of time. The divided down values at each pin arecompared against VBIAS as part of the hysteretic control. Since this biases a resistor string, the current through these resistors is only active when the Nano-Power management circuitry makes the connection—hence reducing the overall quiescent current due to the resistors. This process repeats every 64 ms.

The bq25504's boost charger efficiency is shown for various input power levels in Figure 1 through Figure 7. All data points were captured by averaging the overall input current. This must be done due to the periodic biasing scheme implemented via the Nano-Power management circuitry. In order to properly measure the resulting input current when calculating the output to input efficiency, the input current efficiency data was gathered using a source meter set to average over at least 50 samples. Quiescent current curves into VSTOR over temperature and voltage is shown at Figure 8.

8.4 Device Functional Modes

The bq25504 has three functional modes: cold-start operation, main boost charger enabled and thermal shutdown. The cold start circuitry is powered from VIN_DC. The main boost charger circuitry is powered from VSTOR while the boost power stage is powered from VIN_DC. Details of entering and exiting each mode are explained below.

8.4.1 Cold-Start Operation (VSTOR < VSTOR_CHGEN, VIN_DC > VIN(CS) and PIN > PIN(CS))

Whenever VSTOR < VSTOR_CHGEN, VIN_DC ≥ VIN(CS) and PIN > PIN(CS), the cold-start circuit is on. This could happen when there is not input power at VIN_DC to prevent the load from discharging the battery or during a large load transient on VSTOR. During cold start, the voltage at VIN_DC is clamped to VIN(CS) so the energy harvester's output current is critical to providing sufficient cold start input power, PIN(CS) = VIN(CS) X IIN(CS). The cold-start circuit is essentially an unregulated, hysteretic boost converter with lower efficiency compared to the main boost charger. None of the other features function during cold start operation. The cold start circuit's goal is to charge VSTOR higher than VSTOR_CHGEN so that the main boost charger can operate. When a depleted storage element is initially attached to VBAT, as shown in Figure 12 and the harvester can provide a voltage > VIN(CS) and total power at least > PIN(CS), assuming minimal system load or leakage at VSTOR and VBAT, the cold start circuit can charge VSTOR above VSTOR_CHGEN. Once the VSTOR voltage reaches the VSTOR_CHGEN threshold, the IC

1. first performs an initialization pulse on VRDIV to reset the feedback voltages,
2. then disables the charger for 32 ms (typical) to allow the VIN_DC voltage to rise to the harvester's open-circuit voltage which will be used as the input voltage regulation reference voltage until the next MPPT sampling cycle and
3. lastly performs its first feedback sampling using VRDIV, approximately 64 ms after the initialization pulse.

Figure 12. Charger Operation After a Depleted Storage Element is Attached and Harvester is Available

The energy harvester must supply sufficient power for the IC to exit cold start. Due to the body diode of the PFET connecting VSTOR and VBAT, the cold start circuit must charge both the capacitor on CSTOR up to the VSTOR_CHGEN and the storage element connected to VBAT up to VSTOR_CHGEN less a diode drop. When a rechargeable battery with an open protector is attached, the intial charge time is typically short due to the minimum charge needed to close the battery's protector FETs. When large, discharged super capacitors with high DC leakage currents are attached, the intial charge time can be signficant.

Device Functional Modes (continued)

When the VSTOR voltage reaches VSTOR_CHGEN, the main boost charger starts up. When the VSTOR voltage rises to the VBAT_UV threshold, the PMOS switch between VSTOR and VBAT turns on, which provides additional loading on VSTOR and could result in the VSTOR voltage dropping below both the VBAT_UV threshold and the VSTOR_CHGEN voltage, especially if system loads on VSTOR or VBAT are active during this time. Therefore, it is not uncommon for the VSTOR voltage waveform to have incremental pulses (i.e. stair steps) as the IC cycles between cold-start and main boost charger operation before eventually maintaing VSTOR above VSTOR_CHGEN.

The cold start circuit initially clamps VIN_DC to VIN(CS) = 330 mV typical. If sufficient input power (i.e.,output current from the harvester clamped to VIN(CS)) is not available, it is possible that the cold start circuit cannot raise the VSTOR voltage above VSTOR_CHGEN in order for the main boost conveter to start up. It is highly recommended to add an external PFET between the system load and VSTOR. An inverted VBAT_OK signal can be used to drive the gate of this system-isolating, external PFET. See the *Power Supply Recommendations* section for guidance on minimum input power requirements.

8.4.2 Main Boost Charger Enabled (VSTOR > VSTOR_CHGEN, VIN_DC > VIN(DC) and $\overline{EN}$ = LOW)

One way to avoid cold start is to attach a partially charged storage element as shown in Figure 13.

Figure 13. Charger Operation after a Partially Charged Storage Element is Attached and Harvester Power is Available

When no input source is attached, the VSTOR node should be discharged to ground before attaching a storage element. Hot-plugging a storage element that is charged (e.g., the battery protector PFET is closed) and with the VSTOR node more than 100 mV above ground results in the PFET between VSTOR and VBAT remaining off until an input source is attached.

Assuming the voltages on VSTOR and VBAT are both below 100mV, when a charged storage element is attached (i.e. hot-plugged) to VBAT, the IC.

1. first turns on the internal PFET between the VSTOR and VBAT pins for $t_{BAT\_HOT\_PLUG}$ (45ms) in order to charge VSTOR to VSTOR_CHGEN then turns off the PFET to prevent the battery from overdischarge,

2. then performs an initialization pulse on VRDIV to reset the feedback voltages,

3. then disables the charger for 32 ms (typical) to allow the VIN_DC voltage to rise to the harvester's open-circuit voltage which will be used as the input voltage regulation reference voltage until the next MPPT sampling cycle and

4. lastly performs its first feedback sampling using VRDIV, approximately 64 ms after the initialization pulse.

Device Functional Modes (continued)

If the VSTOR pin voltage remains above the internal under voltage threshold (VBAT_UV) for the additional 64 ms after the VRDIV initialization pulse (following the 45-ms PFET on time), the internal PFET turns back on and the main boost charger begins to charge the storage element assuming there is sufficient power available from the harvester at the VIN_DC pin. If VSTOR does not reach the VBAT_UV threshold, then the PFET remains off until the main boost charger can raise the VSTOR voltage to VBAT_UV. If a system load tied to VSTOR discharges VSTOR below VSTOR_GEN or below VBAT_UV during the 32 ms initial MPPT reference voltage measurement or within 110 ms after hot plug, it is recommended to add an external PFET between the system load and VSTOR. An inverted VBAT_OK signal can be used to drive the gate of this system-isolating, external PFET. Otherwise, the VSTOR voltage waveform will have incremental pulses as the IC turns on and off the internal PFET controlled by VBAT_UV or cycles between cold-start and main boost charger operation.

Once VSTOR is above VSTOR_CHGEN, the main boost charger employs pulse frequency modulation (PFM) mode of control to regulate the voltage at VIN_DC close to the desired reference voltage. The reference voltage is set by the MPPT control scheme as described in the features section. Input voltage regulation is obtained by transferring charge from the input to VSTOR only when the input voltage is higher than the voltage on pin VREF_SAMP. The current through the inductor is controlled through internal current sense circuitry. The peak current in the inductor is dithered internally to up to three pre-determined levels in order to maintain high efficiency of the charger across a wide input current range. The charger transfers up to a maximum of 100 mA average input current (230mA typical peak inductor current). The boost charger is disabled when the voltage on VSTOR reaches the user set VBAT_OV threshold to protect the battery connected at VBAT from overcharging. In order for the battery to charge to VBAT_OV, the input power must exceed the power needed for the load on VSTOR. See the *Power Supply Recommendations* section for guidance on minimum input power requirements.

Steady state operation for the boost charger is shown in Figure 16. These plots highlight the inductor current, the VSTOR voltage ripple, input voltage regulation and the LBOOST switching node. The cycle-by-cycle minor switching frequency is a function of the boost converter's inductor value, peak current limit and voltage levels on each side of each inductor. Once the VSTOR capacitor, CSTOR, droops below a minimum value, the hysteretic switching repeats.

> **CAUTION**
>
> If VIN_DC is higher than VSTOR and VSTOR is higher than VBAT_OV, the input VIN_DC is pulled to ground through a small resistance to stop further charging of the attached battery or capacitor. It is critical that if this case is expected, the impedance of the source attached to VIN_DC be higher than 20 Ω and not a low impedance source.

8.4.3 Thermal Shutdown

Rechargeable Li-ion batteries need protection from damage due to operation at elevated temperatures. The application should provide this battery protection and ensure that the ambient temperature is never elevated greater than the expected operational range of 85°C.

The bq25504 uses an integrated temperature sensor to monitor the junction temperature of the device. If the OT_PROG pin is tied low, then the temperature threshold for thermal protection is set to TSD_ProtL which is 65°C typically. If the OT_PROG is tied high, then the temperature is set to TSD_ProtH which is 120°C typically. Once the temperature threshold is exceeded, the boost converter/charger is disabled and charging ceases. Once the temperature of the device drops below this threshold, the boost converter and or charger can resume operation. To avoid unstable operation near the overtemp threshold, a built-in hysteresis of approximately 5°C has been implemented. Care should be taken to not over discharge the battery in this condition since the boost converter/charger is disabled. However, if the supply voltage drops to the VBAT_UV setting, then the switch between VBAT and VSTOR will open and protect the battery even if the device is in thermal shutdown.

9 Application and Implementation

> **NOTE**
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Storage Element Selection

In order for the charge management circuitry to protect the storage element from over-charging or discharging, the storage element must be connected to VBAT pin and the system load tied to the VSTOR pin. Many types of elements can be used, such as capacitors, super capacitors or various battery chemistries. A storage element with 100 uF equivalent capacitance is required to filter the pulse currents of the PFM switching charger. The equivalent capacitance of a battery can be computed as computed as:

$$C_{EQ} = 2 \times mAHr_{BAT(CHRGD)} \times 3600\ s/Hr\ /\ V_{BAT(CHRGD)} \tag{6}$$

In order for the storage element to be able to charge VSTOR capacitor (CSTOR) within the $t_{VB\_HOT\_PLUG}$ (50 ms typical) window at hot-plug; therefore preventing the IC from entering cold start, the time constant created by the storage element's series resistance (plus the resistance of the internal PFET switch) and equivalent capacitance must be less than $t_{VB\_HOT\_PLUG}$. For example, a battery's resistance can be computed as:

$$R_{BAT} = V_{BAT}\ /\ I_{BAT(CONTINUOUS)}\ \text{from the battery specifications.} \tag{7}$$

The storage element must be sized large enough to provide all of the system load during periods when the harvester is no longer providing power. The harvester is expected to provide at least enough power to fully charge the storage element while the system is in low power or sleep mode. Assuming no load on VSTOR (i.e., the system is in low power or sleep mode), the following equation estimates charge time from voltage VBAT1 to VBAT2 for given input power is:

Refer to SLUC462 for a design example that sizes the storage element.

$$PIN \times \eta_{EST} \times t_{CHRG} = 1/2 \times CEQ\ X\ (VBAT2^2 - VBAT1^2) \tag{8}$$

Note that if there are large load transients or the storage element has significant impedance then it may be necessary to increase the CSTOR capacitor from the 4.7uF minimum or add additional capacitance to VBAT in order to prevent a droop in the VSTOR voltage. See below for guidance on sizing capacitors.

9.1.2 Inductor Selection

The boost charger needs an appropriately sized inductor for proper operation. The inductor's saturation current should be at least 25% higher than the expected peak inductor currents recommended below if system load transients on VSTOR are expected. Since this device uses hysteretic control, the boost charger is considered naturally stable systems (single order transfer function).

For the boost charger to operate properly, an inductor of appropriate value must be connected between LBOOST, pin 20, and VIN_DC, pin 2. The boost charger internal control circuitry is designed to control the switching behavior with a nominal inductance of 22 µH ± 20%. The inductor must have a peak current capability of > 300 mA with a low series resistance (DCR) to maintain high efficiency.

A list of inductors recommended for this device is shown in Table 1.

Table 1. Recommended Inductors

Inductance (µH)	Dimensions (mm)	Part Number	Manufacturer[1]
22	4.0x4.0x1.7	LPS4018-223M	Coilcraft
22	3.8x3.8x1.65	744031220	Wurth
22	2.8x2.8x2.8	744025220	Wurth

(1)   See **WHAT?** concerning recommended third-party products.

9.1.3 Capacitor Selection

In general, all the capacitors need to be low leakage. Any leakage the capacitors have will reduce efficiency, increase the quiescent current and diminish the effectiveness of the IC for energy harvesting.

9.1.3.1 VREF_SAMP Capacitance

The MPPT operation depends on the sampled value of the open circuit voltage and the input regulation follows the voltage stored on the CREF capacitor. This capacitor is sensitive to leakage since the holding period is around 16 seconds. As the capacitor voltage drops due to any leakage, the input regulation voltage also drops preventing proper operation from extraction the maximum power from the input source. Therefore, it is recommended that the capacitor be an X7R or COG low leakage capacitor.

9.1.3.2 VIN_DC Capacitance

Energy from the energy harvester input source is initially stored on a capacitor, CIN, connected to VIN_DC, pin 2, and VSS, pin 1. For energy harvesters which have a source impedance which is dominated by a capacitive behavior, the value of the harvester capacitor should scaled according to the value of the output capacitance of the energy source, but a minimum value of 4.7 µF is recommended.

9.1.3.3 VSTOR Capacitance

Operation of the bq25504 requires two capacitors to be connected between VSTOR, pin 15, and VSS, pin 1. A high frequency bypass capacitor of at 0.1 µF should be placed as close as possible between VSTOR and VSS. In addition, a low ESR capacitor of at least 4.7 µF should be connected in parallel.

9.1.3.4 Additional Capacitance on VSTOR or VBAT

If there are large, fast system load transients and/or the storage element has high resistance, then the CSTOR capacitors may momentarily discharge below the VBAT_UV threshold in response to the transient. This causes the bq25504 to turn off the PFET switch between VSTOR and VBAT and turn on the boost charger. The CSTOR capacitors may further discharge below the VSTOR_CHGEN threshold and cause the bq25504 to enter Cold Start. For instance, some Li-ion batteries or thin-film batteries may not have the current capacity to meet the surge current requirements of an attached low power radio. To prevent VSTOR from drooping, either increasing the CSTOR capacitance or adding additional capacitance in parallel with the storage element is recommended. For example, if boost charger is configured to charge the storage element to 4.2 V and a 500 mA load transient of 50 µs duration infrequently occurs, then, solving I = C x dv/dt for CSTOR gives:

$$CSTOR \geq \frac{500 \text{ mA} \times 50 \text{ }\mu s}{(4.2 \text{ V} - 1.8 \text{ V})} = 10.5 \text{ }\mu F$$

(9)

Note that increasing CSTOR is the recommended solution but will cause the boost charger to operate in the less efficient cold start mode for a longer period at startup compared to using CSTOR = 4.7 µF. If longer cold start run times are not acceptable, then place the additional capacitance in parallel with the storage element.

For a recommended list of standard components, see the EVM User's Guide (SLUUAA8).

9.2 Typical Applications

9.2.1 Solar Application Circuit

(1) Place close as possible to IC pin 15 (VSTOR) and pin 13 (VSS)

(2) See the Capacitor Selection section for guidance on sizing C_STOR

Figure 14. Typical Solar Application Circuit

9.2.1.1 Design Requirements

The desired voltage levels are VBAT_OV = 3.15 V, VBAT_UV = 2.20 V, VBAT_OK = 2.44 V, VBAT_OK_HYST = 2.80 V and MPP (V_{OC}) = 78% which is typical for solar panels. There are no large load transients expected. The IC must stop charging if its junction temperature is above 65°C. The simulated solar panel open circuit voltage is 1.0 V.

9.2.1.2 Detailed Design Procedure

The recommended L1 = 22 µH, C_BYP = 0.01 µF and low leakage CREF = 10 nF are selected. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7 µF is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR = 4.7 µF. To stop charging when the IC junction temperature is above 65°C, the OT_PROG pin is tied to ground.

- With VBAT_UV < VBAT_OV ≤ 5.5 V, to size the VBAT_OV resistors, first choose RSUM_OV = R_{OV1} + R_{OV2} = 10 MΩ then solve Equation 3 for

$$R_{OV1} = \frac{3}{2} \times \frac{RSUM_{OV} \times VBIAS}{VBAT\_OV} \times \frac{3}{2} \frac{10\ M\Omega \times 1.25\ V}{3.15\ V} = 5.95\ M\Omega \rightarrow 5.90\ M\Omega\ \text{closest 1% value then}$$

(10)

- R_{OV2} = RSUM_OV - R_{OV1} = 10 MΩ - 5.95 MΩ = 4.05 MΩ → 4.02 MΩ resulting in VBAT_OV = 3.15 V

Product Folder Links: *bq25504*

Typical Applications (continued)

- To size the VBAT_UV resistors, first choose $RSUM_{UV} = R_{UV1} + R_{UV2} = 10 \text{ M}\Omega$ then solve Equation 2 for

$$R_{UV1} = \frac{RSUM_{UV} \times VBIAS}{VBAT_{UV}} = \frac{10 \text{ M}\Omega \times 1.25 \text{ V}}{2.2 \text{ V}} = 5.68 \text{ M}\Omega \rightarrow 5.60 \text{ M}\Omega \text{ closest 1\% value then}$$

(11)

- $R_{UV2} = RSUM_{UV} - R_{UV1} = 10 \text{ M}\Omega - 5.60 \text{ M}\Omega = 4.4 \text{ M}\Omega \rightarrow 4.42 \text{ M}\Omega$ closest 1% resistor resulting in VBAT_UV = 2.2 V.

- With VBAT_OV ≥ VBAT_OK_HYST > VBAT_OK ≥ VBAT_UV, to size the VBAT_OK and VBAT_OK_HYST resistors,
  first choose $RSUM_{OK} = R_{OK1} + R_{OK2} + R_{OK3} = 10 \text{ M}\Omega$ then solve Equation 4 and Equation 5 for

$$R_{OK1} = \frac{VBIAS \times RSUM_{OK}}{VBAT\_OK\_HYST} = \left(\frac{1.25 \text{ V}}{2.8 \text{ V}}\right) \times 10 \text{ M}\Omega = 4.46 \text{ M}\Omega \rightarrow 4.42 \text{ M}\Omega \text{ closest 1\% resistor then}$$

(12)

$$R_{OK2} = \left(\frac{VBAT\_OK\_PROG}{VBIAS} - 1\right) \times R_{OK1} = \left(\frac{2.45 \text{ V}}{1.25 \text{ V}} - 1\right) \times 4.24 \text{ M}\Omega = 4.07 \text{ M}\Omega, \text{ then}$$

(13)

- $R_{OK3} = RSUM_{OK} - R_{OK1} - R_{OK2} = 10 \text{ M}\Omega - 4.42 \text{ M}\Omega - 4.22 \text{ M}\Omega = 1.36 \text{ M}\Omega \rightarrow 1.43 \text{ M}\Omega$ to give VBAT_OK = 2.44 V and VBAT_OK_HYST = 2.85 V.

- Keeping in mind that VREF_SAMP stores the MPP voltage for the harvester, first choose $RSUM_{OC} = R_{OC1} + R_{OC2} = 20 \text{ M}\Omega$ then solve Equation 1 for

$$R_{OC1} = \left(\frac{VREF\_SAMP}{VIN\_DC(OC)}\right) \times RSUM_{OC} = 0.78 \times 20 \text{ M}\Omega = 15.6 \text{ M}\Omega, \text{ then}$$

(14)

$$R_{OC2} = RSUM_{OC} \times \left(1 - \frac{VREF\_SAMP}{VIN\_DC(OC)}\right) = 20 \text{ M}\Omega (1 - 0.78) = 4.4 \text{ M}\Omega \text{ closest 1\% resistors}$$

(15)

- SLURAQ1 provides help on sizing and selecting the resistors.

9.2.1.3 Application Curves

VINDC = sourcemeter with V_{SOURCE} = 1.0 V and compliance of 2.75 mA
VBAT connected to 0.1 F depleted supercap
No resistance load on VSTOR

Figure 15. Startup into Depleted Storage Element

VIN_DC = sourcemeter with V_{SOURCE} = 1 V and compliance of 10.5 mA
VBAT = 0.1 F supercap
VSTOR = 2 kΩ resistive load

Figure 16. Boost Charger Operational Waveforms

Typical Applications (continued)

VIN_DC = sourcemeter with V_{SOURCE} = 1 V and compliance of 10.5 mA

VBAT = 0.1 F supercap

VSTOR = open to 500 Ω to open resistive load (IL = load current on VSTOR)

Figure 17. 5 mA Load Transient on VSTOR

VIN_DC = sourcemeter with V_{SOURCE} = 1 V and compliance of 10.5 mA

VBAT = sourcemeter with V_{SOURCE} = 2.8V and compliance of 1A

IL = inductor current

Figure 18. MPPT Operation

VIN_DC = sourcemeter with V_{SOURCE} = 1 V and compliance of 10.5 mA

VBAT = sourcemeter with V_{SOURCE} = 2.8 V and compliance of 1A

Figure 19. VRDIV Operation

VIN_DC = sourcemeter with V_{SOURCE} = 1 V and compliance of 2.75 mA

No storage element on VBAT

VSTOR artificially ramped from 0V to 3.15 V to 0 V using a power amp driven by a function generator

Figure 20. VBAT_OK Operation

Product Folder Links: *bq25504*

Typical Applications (continued)

9.2.2 TEG Application Circuit

(1)   Place close as possible to IC pin 15 (VSTOR) and pin 13 (VSS)

(2)   See the Capacitor Selection section for guidance on sizing C_STOR

Figure 21. Typical TEG Application Circuit

9.2.2.1 Design Requirements

The desired voltage levels are VBAT_OV = 4.25 V, VBAT_UV = 3.20 V, VBAT_OK = 3.55 V, VBAT_OK_HYST = 3.76 V and MPP (V_{OC}) = 50% which is typical for TEG harvesters. The IC must stop charging if its junction temperature is above 120°C. The simulated TEG open circuit voltage is 1.0 V.

9.2.2.2 Detailed Design Procedure

The recommended L1 = 22 µH, C_{BYP} = 0.01 µF and low leakage CREF = 10 nF are selected. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7 µF is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR = 4.7 µF. To stop charging when the IC junction temperature is above 120°C, the OT_PROG pin is tied to VSTOR.

Referring back to the procedure in *Detailed Design Procedure* or using the spreadsheet calculator at SLURAQ1 gives the following values:

- R_{OV1} = 4.42 MΩ, R_{OV2} = 5.49 MΩ resulting in VBAT_OV = 4.26 V due to rounding to the nearest 1% resistor.
- R_{UV1} = 3.83 MΩ, R_{UV2} = 6.04 MΩ resulting in VBAT_UV = 3.22 V due to rounding to the nearest 1% resistor
- R_{OK1} = 3.32 MΩ, R_{OK2} = 6.04 MΩ, R_{OK3} = 0.536 MΩ resulting in VBAT_OK = 3.52 V and VBAT_OK_HYST = 3.73 V after rounding.
- R_{OC1} = 10 MΩ and R_{OC2} = 10 MΩ gives 50% MPP voltage.

Typical Applications (continued)

9.2.2.3 Application Curves

VINDC = sourcemeter with V_SOURCE = 2.0 V and compliance of 1 mA

VBAT connected to LiIon battery

VSTOR = 50 kΩ resistor

Figure 22. Startup by Attaching Charged Storage Element

VIN_DC = sourcemeter with V_SOURCE = 2.0 V and compliance of 100 mA

VBAT connected to LiIon battery

VSTOR = 100 kΩ resistive load (IL = inductor current)

Figure 23. Boost Charger Operational Waveforms

VIN_DC = sourcemeter with V_SOURCE = 2.0 V and compliance of 1 mA

VBAT connected to LiIon battery

VSTOR = open to 50Ω to open resistive load (IL = load current on VSTOR)

Figure 24. 50 mA Load Transient on VSTOR

VIN_DC = sourcemeter with V_SOURCE = 2.0 V and compliance of 1 mA

VBAT connected to LiIon battery

IL = inductor current

Figure 25. MPPT Operation

VIN_DC = sourcemeter with V_SOURCE = 2.0 V and compliance of 1 mA

VBAT connected to LiIon battery

Figure 26. VRDIV Operation

VIN_DC = sourcemeter with V_SOURCE = 2.0 V and compliance of 1 mA

No storage element on VBAT

VSTOR artificially ramped from 0V to 4.25V to 0V using a power amp driven by a function generator

Figure 27. VBAT_OK Operation

Product Folder Links: *bq25504*

Typical Applications (continued)

9.2.3 MPPT Disabled, Low Impedance Source Application Circuit

(1) Place close as possible to IC pin 15 (VSTOR) and pin 13 (VSS)

(2) See the Capacitor Selection section for guidance on sizing C_{STOR}

**Figure 28. Typical MPPT Disabled Application Circuit
(Low Iq Boost Converter from Low Impedance Source)**

9.2.3.1 Design Requirements

The input source is a low impedance 1.2 V battery therefore MPPT is not needed. The output will be a low ESR capacitor therefore VSTOR can be tied to VBAT and VBAT_UV is not needed. The desired voltage levels are VBAT_OV = 3.30 V, VBAT_OK = 2.80 V, VBAT_OK_HYST = 3.10 V, and MPPT disabled. The IC must stop charging if its junction temperature is above 65°C. Load transients are expected.

9.2.3.2 Detailed Design Procedure

The recommended L1 = 22 µH, C_{BYP} = 0.01 µF and low leakage CREF = 10 nF are selected. The minimum recommended CIN = 4.7 µF is selected. To prevent VSTOR from drooping during system load transients, CSTOR is set to 100 µF. To disable the sampling for MPPT, the VOC_SAMP pin is tied to VSTOR. To disable the input voltage regulation circuit, the VREF_SAMP pin is tied to GND. Since the VBAT_UV function is not needed, the VBAT_UV can be tied to VSTOR. To stop charging when the IC junction temperature is above 65°C, the OT_PROG pin is tied to GND.

Referring back to the procedure in *Detailed Design Procedure* or using the spreadsheet calculator at SLURAQ1 gives the following values:

- R_{OV1} = 5.62 MΩ, R_{OV2} = 4.22 MΩ resulting in VBAT_OV = 3.28 V due to rounding to the nearest 1% resistor.
- R_{OK1} = 4.12 MΩ, R_{OK2} = 5.11 MΩ, R_{OK3} = 0.976 MΩ resulting in VBAT_OK = 2.80 V and VBAT_OK_HYST = 3.10 V after rounding.

Typical Applications (continued)

9.2.3.3 Application Curves

VIN_DC = low impedance voltage source = 1.5 V
VBAT = VSTOR = 100 μF
VSTOR = 500 Ω resistor

Figure 29. Startup

VIN_DC = low impedance voltage source = 1.5 V
VBAT = VSTOR = 100 μF
VSTOR = 330 Ω resistive load (IL = inductor current)

Figure 30. Boost Charger Operational Waveforms

VIN_DC = low impedance voltage source = 1.5 V)
VBAT = VSTOR = 100 μF
VSTOR = open to 75 Ω to open resistive load (IL = load current on VSTOR

Figure 31. 40 mA Load Transient on VSTOR

VIN_DC = low impedance voltage source = 1.5 V
VBAT = VSTOR = 100 μF

Figure 32. VRDIV Operation

VIN_DC = low impedance voltage source = 1.5 V
VBAT = VSTOR = 100 μF
VSTOR artificially ramped from 0 V to 3.3 V to 0 V using a power amp driven by a function generator

Figure 33. VBAT_OK Operation

Product Folder Links: *bq25504*

10 Power Supply Recommendations

The energy harvesting source (e.g., solar panel, TEG, vibration element) must provide a minimum level of power for the IC to operate as designed. The IC's minimum input power required to exit cold start can be estimated as:

$$PIN > PIN(CS) = VIN(CS) \times IIN(CS) > \frac{\left(I - STR\_ELM\_LEAK_{@1.8V} \times 1.8V\right) + \frac{(1.8V)^2}{RSTOR(CS)}}{0.05} \tag{16}$$

where I-STR_ELM_LEAK$_{@1.8V}$ is the storage element leakage current at 1.8V and

RSTOR(CS) is the equivalent resistive load on VSTOR during cold start and 0.05 is an estimate of the worst case efficiency of the cold start circuit.

Once the IC is out of cold start and the system load has been activated (e.g., using the VBAT_OK signal), the energy harvesting element must provide the main boost charger with at least enough power to meet the average system load. Assuming RSTOR(AVG) represents the average resistive load on VSTOR, the simplified **equation below** gives an estimate of the IC's minimum input power needed during system operation:

$$PIN \times \eta_{EST} > PLOAD = \frac{(VBAT\_OV)^2}{RSTOR(AVG)} + VBAT\_OV \times I - STR\_ELM\_LEAK_{@VBAT\_OV} \tag{17}$$

where η_{EST} can be derived from the datasheet efficiency curves for the given input voltage and current and VBAT_OV. The simplified equation above assumes that, while the harvester is still providing power, the system goes into low power or sleep mode long enough to charge the storage element so that it can power the system when the harvester eventually is down. Refer to spreadsheet SLUC462 for a design example that sizes the energy harvester.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the PCB layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the boost charger could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground paths. The input and output capacitors as well as the inductors should be placed as close as possible to the IC. For the boost charger, first priority are the output capacitors, including the 0.1 uF bypass capacitor (CBYP), followed by CSTOR, which should be placed as close as possible between VSTOR, pin 15, and VSS, pin 1 or 13. Next, the input capacitor, CIN, should be placed as close as possible between VIN_DC, pin 2, and VSS, pin 1. Last in priority is the boost charger inductor, L1, which should be placed close to LBOOST, pin 16, and VIN_DC, pin 2 if possible. It is best to use vias and bottom traces for connecting the inductor to its respective pins instead of the capacitors.

To minimize noise pickup by the high impedance voltage setting nodes (VBAT_OV, VBAT_UV, OK_PROG, OK_HYST), the external resistors should be placed so that the traces connecting the midpoints of each divider to their respective pins are as short as possible. When laying out the non-power ground return paths (e.g. from resistors and CREF), it is recommended to use short traces as well, separated from the power ground traces and connected to AVSS pin 12. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current. The PowerPad should not be used as a power ground return path.

The remaining pins are digital signals with minimal layout restrictions. See Figure 34 for an example layout.

In order to maximize efficiency at light load, the use of voltage level setting resistors > 1 MΩ is recommended. In addition, the sample and hold circuit output capacitor on VREF_SAMP must hold the voltage for 16 s. During board assembly, contaminants such as solder flux and even some board cleaning agents can leave residue that may form parasitic resistors across the physical resistors/capacitors and/or from one end of a resistor/capacitor to ground, especially in humid, fast airflow environments. This can result in the voltage regulation and threshold levels changing significantly from those expected per the installed components. Therefore, it is highly

Layout Guidelines (continued)

recommended that no ground planes be poured near the voltage setting resistors or the sample and hold capacitor. In addition, the boards must be carefully cleaned, possibly rotated at least once during cleaning, and then rinsed with de-ionized water until the ionic contamination of that water is well above 50 Mohm. If this is not feasible, then it is recommended that the sum of the voltage setting resistors be reduced to at least 5X below the measured ionic contamination.

11.2 Layout Example

Figure 34. Recommended Layout

11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.
*   Improving the power-dissipation capability of the PCB design
*   Improving the thermal coupling of the component to the PCB
*   Introducing airflow in the system

For more details on how to use the thermal parameters in the Thermal Table, check the Thermal Characteristics Application Note (SZZA017) and the IC Package Thermal Metrics Application Note (SPRA953).

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.1.2 Zip Files

- http://www.ti.com/lit/zip/SLUC484
- http://www.ti.com/lit/zip/SLURAQ1
- http://www.ti.com/lit/zip/SLUC462

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:
- EVM User's Guide, SLUUAA8
- Thermal Characteristics Application Note, SZZA017
- IC Package Thermal Metrics Application Note, SPRA953

12.3 Trademarks

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — *TI Glossary*.
    This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25504RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	B5504	Samples
BQ25504RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	B5504	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25504RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ25504RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25504RGTR	QFN	RGT	16	3000	367.0	367.0	35.0
BQ25504RGTT	QFN	RGT	16	250	210.0	185.0	35.0

MECHANICAL DATA

4203495/H 10/11

NOTES:　A.　All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
　　　　　B.　This drawing is subject to change without notice.
　　　　　C.　Quad Flatpack, No−leads (QFN) package configuration.
　　　　　D.　The package thermal pad must be soldered to the board for thermal and mechanical performance.
　　　　　E.　See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
　　　　　F.　Falls within JEDEC MO−220.

TEXAS INSTRUMENTS
www.ti.com

RGT (S−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 INDICATOR
(OPTIONAL)

Exposed Thermal Pad

1,66 ±0,10

1,66 ±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206349−10/Z 08/15

NOTE: All linear dimensions are in millimeters

RGT (S−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Note D

12x0,5

2,1 3,8

2,1

3,8

Non Solder Mask
Defined Pad

Example
Solder Mask Opening
(Note F)

R0,14   0,08

0,85
0,07   0,28

All around

Pad Geometry
(Note C)

Example Stencil Design
(Note E)

12x0,5

R0,115

16x0,230

4x0,7   0,2

0,2

4x0,7

2,15 3,75

2,15

3,75

68% solder coverage on center pad

Example Via Layout Design
Via pattern may vary due
to layout constraints
(Note D, F)

5xØ0,3   1,7

1,7   0,5

1,0

0,5   1,0

4208050−3/M 04/15

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note,
             QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
             for specific thermal information, via requirements, and recommended board layout.
             These documents are available at www.ti.com <http://www.ti.com>.
         E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated