


# MuxIt™ RECEIVER-DESERIALIZER

Check for Samples: SN65LVDS152

### **FEATURES**

- A Member of the MuxIt<sup>™</sup> Serializer-Deserializer Building-Block Chip Family
- Supports Deserialization of One Serial Link Data Channel Input at Rates up to 200 Mbps
- PLL Lock/Valid Input Provided to Enable Parallel Data and Clock Outputs
- Cascadable With Additional SN65LVDS152
   MuxIt Receiver-Deserializers for Wider Parallel
   Output Data Channel Widths
- LVDS Compatible Differential Inputs and Outputs Meet or Exceed the Requirements of ANSI TIA/EIA-644-A
- LVDS Input and Output ESD Protection Exceeds 12 kV HBM
- LVTTL Compatible Inputs for Lock/Valid and Enables Are 5-V Tolerant
- Operates With 3.3-V Supply
- Packaged in 32-Pin DA Thin Shrink
   Small-Outline Package With 26-Mil Terminal
   Pitch



## **DESCRIPTION**

MuxIt is a family of general-purpose, multiple-chip building blocks for implementing parallel data serializers and deserializers. The system allows for wide parallel data to be transmitted through a reduced number of transmission lines over distances greater than can be achieved with a single-ended (e.g., LVTTL or LVCMOS) data interface. The number of bits multiplexed per transmission line is user selectable, allowing for higher transmission efficiencies than with other existing fixed ratio solutions. MuxIt utilizes the LVDS (TIA/EIA-644-A) low voltage differential signaling technology for communications between the data source and data destination.

The MuxIt family initially includes three devices supporting simplex communications: the SN65LVDS150 phase locked loop frequency multiplier, the SN65LVDS151 serializer-transmitter, and the SN65LVDS152 receiver-deserializer.

The SN65LVDS152 consists of three LVDS differential transmission line receivers, an LVDS differential transmission line driver, a 10-bit serial-in/parallel-out shift register, plus associated input and output buffers. It receives serialized data over an LVDS transmission line link, deserializes (demultiplexes) it, and delivers it on parallel data outputs, DO–0 through DO–9. Data received over the link is clocked at a factor of M times the original parallel data frequency. The multiplexing ratio M, or number of bits per data clock cycle, is programmed with configuration pins (M1 → M5) on the companion SN65LVDS150 MuxIt programmable PLL frequency multiplier. Up to 10 bits of data may be deserialized and output by each SN65LVDS152. Two or more SN65LVDS152 units may be connected in series (cascaded) to accommodate wider parallel data paths for higher serialization values. The range of multiplexing ratio M supported by the SN65LVDS150 MuxIt programmable PLL frequency multiplier is between 4 and 40. Table 1 shows some of the combinations of LCI and MCI supported by the SN65LVDS150 MuxIt programmable PLL frequency multiplier.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DECRIPTION (CONTINUED)**

Data is serially shifted into the SN65LVDS152 shift register on the falling edges of the M-clock input (MCI). The data is latched out in parallel from the SN65LVDS152 shift register on the second rising edge after the first falling edge of the M-clock following a rising edge of the link clock input (LCI). The SN65LVDS152 includes LVDS differential line receivers for both the serialized link data stream (DI) and link clock (LCI). High-speed signals from the SN65LVDS150 MuxIt programmable frequency multiplier (MCI), plus the input and output for cascaded data (DI, CO) are carried over differential connections to minimize skew and jitter. Examples of operating waveforms for values of M = 4 and M = 10 are provided in Figure 1.

The enable input (EN) along with internal power-on reset (POR) controls the outputs. When Vcc is below 1.5 volts, or when EN is low, outputs are disabled. When  $V_{CC}$  is above 3 V and EN is high, outputs are enabled and operating to specifications.

Parallel data bits are output from DO-n outputs in an order dependent on the value of the multiplexing ratio (frequency multiplier value) M. For values of M from 4 through 10, the cascade output (CO±) is not used, and only the top M parallel outputs (DO–9 through DO–[10-M]) are used. The data bit output on DO-9 corresponds to the data bit input on DI–[M–1] of the SN65LVDS151 serializer. Likewise, the data bit output on DO-[10-M] will correspond to the data bit input on DI–0 of the SN65LVDS151 serializer.

For values of M greater than 10, the cascade output (CO $\pm$ ) is used to connect multiple SN65LVDS152 deserializers. In this case the higher-order unit(s) output 10 bits each of the highest numbered bits that are input into the SN65LVDS151 serializer(s). The lowest numbered input bits are output on the lowest-order SN65LVDS152 deserializer in descending order from output DO $\pm$ 9. The number of bits is equal to M mod(10). Table 2 reflects this information, where X = M mod(10)

Table 1. Example Combinations of LCI and MCI Supported by the SN65LVDS150 MuxIt Programmable PLL Frequency Multiplier

	LCI,	MHz	MCI, MHz			
М	MINIMUM	MAXIMUM	MINIMUM	MAXIMUM		
4	5	50	20	200		
10	5	20	50	200		
20	5	10	100	200		
40	5	5	200	200		

Table 2. Output Data Bits as a Function of Multiplier Value M

	X = 1	X = 2	X = 3	X = 4	X = 5	X = 6	X = 7	X = 8	X = 9	X = 0
DO-9 output bit	DI-0	DI-1	DI-2	DI-3	DI-4	DI-5	DI-6	DI-7	DI-8	DI-9
DO-8 output bit	Invalid	DI-0	DI-1	DI-2	DI-3	DI-4	DI-5	DI-6	DI-7	DI-8
DO-7 output bit	Invalid	Invalid	DI-0	DI-1	DI-2	DI-3	DI-4	DI-5	DI-6	DI-7
DO-6 output bit	Invalid	Invalid	Invalid	DI-0	DI-1	DI-2	DI-3	DI-4	DI-5	DI-6
DO-5 output bit	Invalid	Invalid	Invalid	Invalid	DI-0	DI-1	DI-2	DI-3	DI-4	DI-5
DO-4 output bit	Invalid	Invalid	Invalid	Invalid	Invalid	DI-0	DI-1	DI-2	DI-3	DI-4
DO-3 output bit	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	DI-0	DI-1	DI-2	DI-3
DO-2 output bit	Invalid	DI-0	DI-1	DI-2						
DO-1 output bit	Invalid	DI-0	DI-1							
DO-0 output bit	Invalid	DI-0								



Additional information on output bit ordering in cascaded applications can be found in the MuxIt Application Report.





Figure 1. Operating Waveform Examples




## **FUNCTIONAL BLOCK DIAGRAM**





## **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



## **Terminal Functions**

TERM	INAL	1/0	LEVEL	DESCRIPTION				
NAME	NO.	1/0	LEVEL	DESCRIPTION				
CO-, CO+	15, 16	Output	LVDS	Cascade output. This is used to connect to additional SN65LVDS152 units when the multiplexing ratio M (and M-clock) value is greater than 10.				
CO_EN	7	Input	LVTTL	Cascade output enable. Used to control the CO output. A high-level input enables the CO output, a low-level input disables the CO output.				
DCO	27	Output	LVTTL	Data clock output. This is the recovered (original frequency) clock that is synchronized to the deserialized parallel data.				
DI+, DI–	1, 2	Input	LVDS	Link data input. This is the data being received from the source end of the serialized link. Also used for cascade data input from additional SN65LVDS152 units when the multiplexing ratio M value is greater than 10.				
EN	14	Input	LVTTL	Enable. Used to control overall device operation. A high-level input enables the device. A low-level input disables the device by resetting the internal latches and forcing the CO and LVTTL outputs to a high-impedance state.				
GND	3, 6, 9, 12, 13, 28	Power	NA	Circuit ground				
LCI+, LCI-	4, 5	Input	LVDS	Link clock input. This is the data block synchronization clock received from the source end of the serialized link.				
LVI	31	Input	LVTTL	Lock/valid input. This is a signal required for proper Muxlt system operation. It is to be directly connected to the LVO output of an SN65LVDS150. It is used to inhibit the operation of this device until after the PLL has stabilized. A low level input disables the data and clock outputs, a high level input enables the outputs				
MCI+, MCII-	29,30	Input	LVDS	M-clock input. This is the high frequency multiplied clock input from the local PLL frequency multiplier. It synchronizes the reception of the link data				
DOI-0I-DOI-9	17-26	Output	LVTTL	Parallel data outputs. Data from the serial shift register is transferred to the output data latches in synchronization with the rising edge of LCI.				
V <sub>CC</sub>	8, 10, 11, 32	Power	NA	Supply voltage				

Copyright © 2000–2011, Texas Instruments Incorporated



### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

		UNIT
Supply voltage range, V <sub>CC</sub> <sup>(2)</sup>		–0.5 V to 4 V
Input voltage range	EN, LVI, CO_EN	–0.5 V to 5.5 V
Input voltage range	LCI±, MCI±, DI±, CO±	–0.5 V to 4 V
Electrostatic discharge, human body model (3)	LCI±, MCI±, DI±, CO±, and GND	±12 kV
Electrostatic discharge, numan body model	All pins	±2 kV
Charged-device model (4)	All pins	±500 V
Continuous power dissipation	·	See Dissipation Rating Table
Storage temperature range		-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for	10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

## **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING
DA	1453 mW	11.6 mW/°C	756 mW

### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	3.3	3.6	V
$V_{IH}$	High-level input voltage	EN LVI CO EN	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage	EN, LVI, CO_EN			8.0	V
$ V_{ID} $	Magnitude of differential input voltage		0.1		0.6	V
V <sub>IC</sub>	Common-mode input voltage	LCI±, MCI±, DI±	$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{ID} }{2}$	V
					$V_{\rm CC} - 0.8$	V
$T_A$	Operating free-air temperature		40		85	°C

## **TIMING REQUIREMENTS**

	PARAMETERS	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>su(1)</sub>	Clock setup time, MCI↓ before LCI↑	Coo Figure 2	0		ns
t <sub>su(2)</sub>	Clock setup time, LCI↑ before MCI↓	See Figure 2	1		ns
t <sub>su(3)</sub>	Link data setup time, DI before MCI↓	Can Figure 2	0.3		ns
t <sub>h(3)</sub>	Link data hold time, DI after MCI↓	See Figure 3	0.5		ns

Submit Documentation Feedback

 <sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-B.
 (4) Tested in accordance with JEDEC Standard 22, Test Method C101.






Figure 2. Link Clock Input and M-Clock Setup Time Waveforms




Figure 3. Input Data and M-Clock Setup and Hold Time Waveforms

## **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>ITH+</sub>	Positive-going differential input	voltage threshold	See Figure 4			100	\/
V <sub>ITH-</sub>	Negative-going differential inpu	it voltage threshold	See Figure 4	-100			mV
V <sub>OD(SS)</sub>	Steady-state differential output	voltage magnitude	B 100 O V 1100 mV See	247	340	454	mV
$\Delta  V_{OD(SS)} $	Change in steady-state differer magnitude between logic state		$R_L = 100 \Omega$ , $V_{ID} = \pm 100 \text{ mV}$ , See Figure 5 and Figure 6	-50		50	mV
V <sub>OC(SS)</sub>	Steady-stade common-mode of	output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state commo voltage between logic states	on-mode output	See Figure 7	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak change common	-mode output voltage			50	150	mV
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -8 \text{ mA}$	2.4			V
V <sub>OL</sub>	Low-level output voltage	DO-n, DCO	I <sub>OL</sub> = 8 mA			0.4	V
		•	Enabled, $R_L = 100 \Omega$ ,		14	25	
			Disabled		0.5	1	
Icc	Supply current		$ \begin{cases} f_{(MCI)} = 200 \text{ MHz}, \ f_{(LCI)} = 20 \text{ MHz}, \\ R_L = 100 \ \Omega, \\ DI\text{-}n = 1010101010 \ at \ 200 \ Mbit/s \\ \end{cases} $		35	60	mA
	lament accomment	LCL MCL DLinguita	V <sub>I</sub> = 0 V	-2		-20	
I <sub>I</sub>	Input current	LCI, MCI, DI inputs	V <sub>I</sub> = 2.4 V	-1.2			μΑ
I <sub>ID</sub>	Differential input current	LCI, MCI, DI inputs	$V_{IC} = 0.05 \text{ V to } 2.35 \text{ V}, V_{ID} = \pm 0.1 \text{ V}$	-2		2	μΑ
I <sub>I(OFF)</sub>	Power-off input current	LCI, MCI, DI inputs	$V_{CC} = 0 \text{ V}$ , $V_I = 3.6 \text{ V}$			20	μΑ
I <sub>IH</sub>	High-level input current	EN, LVI, CO_EN	V <sub>IH</sub> = 2 V			20	μΑ
I <sub>IL</sub>	Low-level input current	EN, LVI, CO_EN	V <sub>IL</sub> = 0.8 V			10	μΑ
	Chart aircuit autaut aurrant	СО	$V_{O+}$ or $V_{O-} = 0$ V	-10		10	mA
los	Short-circuit output current	CO	V <sub>OD</sub> = 0 V	-10		10	mA
	High-impedance output	СО	\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-5		5	
l <sub>OZ</sub>	current	DO-n, DCO	$V_O = 0 \text{ V or } V_{CC}$	-5		5	μΑ
I <sub>O(OFF)</sub>	Power-off output current	СО	V <sub>CC</sub> = 1.5 V , V <sub>O</sub> = 3.6 V	-5		5	μΑ
C <sub>I</sub>	Input capacitance	LCI, MCI, DI inputs	$V_{ID} = (0.4\sin(4E6\pi t) + 0.5) V$		3		pF

<sup>(1)</sup> All typical values are at  $T_A$  = 25°C and with  $V_{CC}$  = 3.3 V.



## **SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d(1)</sub>	Propagation delay time, LCI↑ to DCO↑			2	3	
t <sub>d(2)</sub>	Delay time, MCI↑ to DO-n	0 Finance 0		3.3	5.5	
t <sub>su(4)</sub>	Set-up time, DO-n valid to DCO↑	See Figure 8	5			ns
t <sub>h(4)</sub>	Hold time, DCO↑ to DO-n valid		5			
t <sub>d(3)</sub>	Delay time, MCI↓ to CO	See Figure 9		2.9	4.5	ns
	Differential output signal rise time, CO	$R_L = 100 \Omega$ , $C_L = 10 pF$ , See Figure 10	0.3	0.8	1.5	20
t <sub>r</sub>	Output signal rise time, DCO, DO-n	C <sub>L</sub> = 10 pF, See Figure 11		0.6	1.5	ns
	Differential output signal fall time, CO	$R_L = 100 \Omega$ , $C_L = 10 pF$ , See Figure 10	0.3	0.8	1.5	
t <sub>f</sub>	Output signal fall time, DCO, DO-n	C <sub>L</sub> = 10 pF, See Figure 11		0.6	1.5	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  ), CO	$R_L = 100 \Omega$ , $C_L = 10 pF$ , See Figure 10		0	300	ps
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output (DCO only)	FN4		5	15	
t <sub>PZL</sub>	Propagation delay time, high-impedance to low-level output	EN to DCO, DO-n, $C_L = 10 \text{ pF},$		5	15	ns
t <sub>PHZ</sub>	Propagation delay time, high-level to high-impedance output	See Figure 12		5	15	-
t <sub>PLZ</sub>	Propagation delay time, low-level to high-impedance output			6	15	
t <sub>PZH</sub>	Propagation delay time, high-impedance to high-level output (DCO only)	11// to DOO DO		5	15	
t <sub>PZL</sub>	Propagation delay time, high-impedance to low-level output	LVI to DCO, DO-n C <sub>L</sub> = 10 pF,		5	15	ns
t <sub>PHZ</sub>	Propagation delay time, high-level to high-impedance output	See Figure 12		5	15	110
t <sub>PLZ</sub>	Propagation delay time, low-level to high-impedance output			5	15	



## PARAMETER MEASUREMENT INFORMATION




Figure 4. Receiver Voltage Definitions

Table 3. Receiver Minimum and Maximum Input Threshold Test Voltages

	LIED AGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE
V <sub>I+</sub>	V <sub>I</sub> _	V <sub>ID</sub>	V <sub>IC</sub>
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	–100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	–100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	–100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	–600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	–600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	–600 mV	0.3 V




Figure 5. Driver Voltage and Current Definitions





Figure 6. V<sub>OD</sub> Test Circuit





A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, Pulse width = 500 ± 10 ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 5 GHz.

Figure 7. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 8. Data Clock and Data Output Timing Waveforms





Figure 9. MCI to CO Timing Waveforms


Submit Documentation Feedback





A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, pulse repetition rate (PRR) = 100 Mpps, Pulse width = 5  $\pm$  0.1 ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.


Figure 10. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, MCI pulse repetition rate (PRR) = 50 Mpps, Pulse width =  $10 \pm 0.2$  ns . LCI pulse repetition rate (PRR) = 5 Mpps, pulsewidth =  $100 \pm 2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0.06 m of the D.U.T.

Figure 11. Timing Test Circuit and Waveforms





NOTE:  $V_{TEST} = 2.5 \text{ V}$  for  $t_{PZL}$  or  $t_{PLZ}$ ,  $V_{TEST} = 0 \text{ V}$  for  $t_{PZH}$  or  $t_{PHZ}$ . All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.





Figure 12. Enable/Disable Time Test Circuit and Waveforms



## **TYPICAL CHARACTERISTICS**



## **REVISION HISTORY**

## Changes from Original (December 2000) to Revision A

Page



## PACKAGE OPTION ADDENDUM

24-Apr-2015

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS152DA	ACTIVE	TSSOP	DA	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	65LVDS152	Samples
SN65LVDS152DAR	ACTIVE	TSSOP	DA	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	65LVDS152	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

24-Apr-2015

In no event shall TI's liabilit	v arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS152DAR	TSSOP	DA	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Jan-2013



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65LVDS152DAR	TSSOP	DA	32	2000	367.0	367.0	45.0	

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity