











MUX36S08, MUX36D04

SBOS705B-JANUARY 2016-REVISED JULY 2016

MUX36xxx 36-V, Low-Capacitance, Low-Leakage-Current, Precision, Analog Multiplexers

Features

Low On-Capacitance MUX36S08: 9.4 pF

MUX36D04: 6.7 pF

Low Input Leakage: 1 pA Low Charge Injection: 0.3 pC

Rail-to-Rail Operation

Wide Supply Range: ±5 V to ±18 V, 10 V to 36 V

Low On-Resistance: 125 Ω Transition Time: 92 ns

Break-Before-Make Switching Action

EN Pin Connectable to V_{DD}

Logic Levels: 2 V to V_{DD} Low Supply Current: 45 µA

ESD Protection HBM: 2000 V

Industry-Standard TSSOP Package

Applications

- Factory Automation and Industrial Process Control
- Programmable Logic Controllers (PLC)
- **Analog Input Modules**
- ATE Test Equipment
- **Digital Multimeters**
- **Battery Monitoring Systems**

3 Description

The MUX36S08 and MUX36D04 (MUX36xxx) are modern complementary metal-oxide semiconductor multiplexers (muxes). (CMOS) analog MUX36S08 offers single-ended channels; 8:1 whereas, the MUX36D04 offers differential 4:1 (8:2) channels. The MUX36S08 and MUX36D04 work equally well with either dual supplies (±5 V to ±18 V) or a single supply (10 V to 36 V). They also perform well with symmetric supplies (such as $V_{DD} = 12 \text{ V}$, $V_{SS} = -12 \text{ V}$), and unsymmetric supplies (such as V_{DD} = 12 V, V_{SS} = -5 V). All digital inputs have TTLlogic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range.


The MUX36S08 and MUX36D04 have very low on and off leakage currents, allowing these multiplexers to switch signals from high input impedance sources with minimal error. A low supply current of 45 µA enables use in portable applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
MUX36S08IPW	TCCOD (46)	F 00 mm 4 40 mm	
MUX36D04IPW	TSSOP (16)	5.00 mm × 4.40 mm	

(1) For all available packages, see the package option addendum at the end of the data sheet.

Simplified Schematic



Leakage Current vs Temperature






Table of Contents

1	Features 1		8.11 Channel-to-Channel Crosstalk	20
2	Applications 1		8.12 Bandwidth	21
3	Description 1		8.13 THD + Noise	21
4	Revision History2	9	Detailed Description	. 22
5	Device Comparison Table3		9.1 Overview	22
6	Pin Configuration and Functions3		9.2 Functional Block Diagram	22
7	Specifications5		9.3 Feature Description	
•	7.1 Absolute Maximum Ratings 5		9.4 Device Functional Modes	25
	7.2 ESD Ratings	10	Applications and Implementation	. 26
	7.3 Recommended Operating Conditions		10.1 Application Information	26
	7.4 Thermal Information		10.2 Typical Application	26
	7.5 Electrical Characteristics: Dual Supply	11	Power Supply Recommendations	. 28
	7.6 Electrical Characteristics: Single Supply	12	Layout	. 29
	7.7 Typical Characteristics		12.1 Layout Guidelines	29
8	Parameter Measurement Information 14		12.2 Layout Example	29
•	8.1 Truth Tables	13	Device and Documentation Support	. 30
	8.2 On-Resistance		13.1 Documentation Support	30
	8.3 Off-Leakage Current 15		13.2 Related Links	30
	8.4 On-Leakage Current		13.3 Receiving Notification of Documentation Update	s 30
	8.5 Differential On-Leakage Current		13.4 Community Resources	30
	8.6 Transition Time		13.5 Trademarks	30
	8.7 Break-Before-Make Delay17		13.6 Electrostatic Discharge Caution	30
	8.8 Turn-On and Turn-Off Time		13.7 Glossary	30
	8.9 Charge Injection	14	Mechanical, Packaging, and Orderable	
	8.10 Off Isolation		Information	. 31

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (January 2016) to Revision B	Page
Added differential on-leakage current parameter to Electrical Characteristics table	6
Added Differential On-Leakage Current section	16
Changes from Original (January 2016) to Revision A	Page
Changed from product preview to production data	1




5 Device Comparison Table

PRODUCT	DESCRIPTION
MUX36S08	8-channel, single-ended analog multiplexer (8:1 mux)
MUX36D04	4-channel, differential analog multiplexer (8:2 mux)

6 Pin Configuration and Functions

MUX36S08: PW Package 16-Pin TSSOP Top View




Pin Functions: MUX36S08

F	PIN	FUNCTION	DESCRIPTION
NAME	NO.	FUNCTION	DESCRIPTION
A0	1	Digital input	Address line 0
A1	16	Digital input	Address line 1
A2	15	Digital input	Address line 2
D	8	Analog input or output	Drain pin. Can be an input or output.
EN	2	Digital input	Active high digital input. When this pin is low, all switches are turned off. When this pin is high, the A[2:0] logic inputs determine which switch is turned on.
GND	14	Power supply	Ground (0 V) reference
S1	4	Analog input or output	Source pin 1. Can be an input or output.
S2	5	Analog input or output	Source pin 2. Can be an input or output.
S3	6	Analog input or output	Source pin 3. Can be an input or output.
S4	7	Analog input or output	Source pin 4. Can be an input or output.
S5	12	Analog input or output	Source pin 5. Can be an input or output.
S6	11	Analog input or output	Source pin 6. Can be an input or output.
S7	10	Analog input or output	Source pin 7. Can be an input or output.
S8	9	Analog input or output	Source pin 8. Can be an input or output.
VDD	13	Power supply	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND.
VSS	3	Power supply	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between VSS and GND.

Product Folder Links: MUX36S08 MUX36D04



MUX36D04: PW Package 16-Pin TSSOP Top View



Pin Functions: MUX36D04

PIN		FUNCTION	DESCRIPTION
NAME	NO.	FUNCTION	DESCRIPTION
A0	1	Digital input	Address line 0
A1	16	Digital input	Address line 1
DA	8	Analog input or output	Drain pin A. Can be an input or output.
DB	9	Analog input or output	Drain pin B. Can be an input or output.
EN	2	Digital input	Active high digital input. When this pin is low, all switches are turned off. When this pin is high, the A[1:0] logic inputs determine which pair of switches is turned on.
GND	15	Power supply	Ground (0 V) reference
S1A	4	Analog input or output	Source pin 1A. Can be an input or output.
S2A	5	Analog input or output	Source pin 2A. Can be an input or output.
S3A	6	Analog input or output	Source pin 3A. Can be an input or output.
S4A	7	Analog input or output	Source pin 4A. Can be an input or output.
S1B	13	Analog input or output	Source pin 1B. Can be an input or output.
S2B	12	Analog input or output	Source pin 2B. Can be an input or output.
S3B	11	Analog input or output	Source pin 3B. Can be an input or output.
S4B	10	Analog input or output	Source pin 4B. Can be an input or output.
V _{DD}	14	Power supply	Positive power supply. This pin is the most positive power supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND.
V _{SS}	3	Power supply	Negative power supply. This pin is the most negative power supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VSS and GND.

Product Folder Links: MUX36S08 MUX36D04



Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
	V_{DD}		-0.3	40	
Supply voltage Digital input pins ⁽²⁾ Analog input pins ⁽²⁾ Analog output pins ⁽²⁾	V _{SS}		-40	0.3	V
	$V_{DD} - V_{SS}$			40	
Digital input pins ⁽²⁾	EN 40 44 40 mins	Voltage	V _{SS} - 0.3	V _{DD} + 0.3	V
Digital input pins	EN, A0, A1, A2 pins Current	-30	30	mA	
Analog input pins (2)	Cv. CvA. CvD nino	Voltage	V _{SS} – 2	V _{DD} + 2	V
Analog input pins	SX, SXA, SXB piris	Current	-30	40 0.3 40 3 V _{DD} + 0.3 30 V _{DD} + 2 30 V _{DD} + 2	mA
$V_{DD} - V_{SS}$ Digital input pins ⁽²⁾ EN, A0, A1 Analog input pins ⁽²⁾ Sx, SxA, Sx Analog output pins ⁽²⁾ D, DA, DB Operating, Junction, T	D. DA. DB nine	Voltage	V _{SS} – 2	V _{DD} + 2	V
Analog output pins	D, DA, DB pins	Voltage $V_{SS} - 2$ $V_{DD} + 2$ $V_{CS} - 2$	mA		
Temperature	Operating, T _A		-55	150	
	Junction, T _J			150	°C
	Storage, T _{stg}		-65	150	

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
.,		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	.,
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{DD} ⁽¹⁾	Desitive never comply valtage	Dual supply	5	18	V
v _{DD} , ,	Positive power-supply voltage	Single supply	10	36	V
V _{SS} ⁽²⁾	Negative power-supply voltage (dual supply)		-5	-18	V
$V_{DD} - V_{SS}$	Supply voltage		10	36	V
V _S	Source pins voltage ⁽³⁾		V _{SS}	V_{DD}	V
V_D	Drain pins voltage		V _{SS}	V_{DD}	V
V_{EN}	Enable pin voltage		V _{SS}	V_{DD}	V
V_A	Address pins voltage		V _{SS}	V_{DD}	V
I _{CH}	Channel current (T _A = 25°C)		-25	25	mA
T _A	Operating temperature		-40	125	°C

Copyright © 2016, Texas Instruments Incorporated

Only one pin at a time

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

When V_{SS} = 0 V, V_{DD} can range from 10 V to 36 V. V_{DD} and V_{SS} can be any value as long as 10 V \leq (V_{DD} - V_{SS}) \leq 36 V. V_S is the voltage on all the S pins.



7.4 Thermal Information

		MUX36xxx	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	103.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	49.1	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics: Dual Supply

at T_A = 25°C, V_{DD} = 15 V, and V_{SS} = -15 V (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
	Analog signal range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V _{SS}		V_{DD}	V
		$V_S = 0 \text{ V}, I_{CH} = 1 \text{ mA}$			125	170	
Б	On-resistance				145	200	Ω
R _{ON}	On-resistance	$V_S = \pm 10 \text{ V}, I_{CH} = 1 \text{ mA}$	$T_A = -40$ °C to +85°C			230	22
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			250	
					2.4	6	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = \pm 10 \text{ V}, I_{CH} = 1 \text{ mA}$	$T_A = -40$ °C to +85°C			9	Ω
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			11	
					22	45	
R_{FLAT}	On-resistance flatness	V _S = 10 V, 0 V, -10 V	$T_A = -40$ °C to +85°C			53	Ω
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			58	
	On-resistance drift	V _S = 0 V			0.52		%/°C
	Input leakage current	Switch state is off, $V_S = \pm 10 \text{ V}, V_D = \pm 10 \text{ V}^{(1)}$		-0.04	0.001	0.04	nA
$I_{S(OFF)}$			$T_A = -40$ °C to +85°C	-0.15		0.15	
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-1.9		1.9	
		Switch state is off, $S = \pm 10 \text{ V}, D = \pm 10 \text{ V}^{(1)}$		-0.1	0.005	0.1	nA
			$T_A = -40$ °C to +85°C	-0.5		0.5	
	Output leakage current		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-2		2	
I _D	Output leakage current			-0.1	0.008	0.1	
		Switch state is on, $D = \pm 10 \text{ V}$, $S = \text{floating}$	$T_A = -40$ °C to +85°C	-0.5		0.5	nA
		2 210 1, 6	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-3.3		3.3	
		Switch state is on,		-15	3	15	
$I_{DL(ON)}$	Differential on-leakage current	$DA = DB = \pm 10 \text{ V},$	$T_A = -40$ °C to +85°C	-100		100	pA
	Current	S = floating	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-500		500	
LOGIC II	NPUT						
V _{IH}	Logic voltage high			2.0			V
V _{IL}	Logic voltage low					0.8	V
I _D	Input current					0.15	μA

(1) When V_S is positive, V_D is negative, and vice versa.

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



Electrical Characteristics: Dual Supply (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
SWITCH	DYNAMICS ⁽²⁾						
					88	136	
t _{ON}	Enable turn-on time	$V_S = \pm 10 \text{ V}, R_L = 300 \Omega,$ $C_I = 35 \text{ pF}$	$T_A = -40$ °C to +85°C			144	ns
		O[= 00 pi	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			151	
					63	75	
t _{OFF}	Enable turn-off time	$V_S = \pm 10 \text{ V}, R_L = 300 \Omega,$ $C_I = 35 \text{ pF}$	$T_A = -40$ °C to +85°C			83	ns
		OL- 00 PI	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			90	
					92	143	
t _t	Transition time	$V_S = 10 \text{ V}, R_L = 300 \Omega,$ $C_I = 35 \text{ pF},$	$T_A = -40$ °C to +85°C			151	ns
		Ο <u>Γ</u> = 00 pr ,	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			157	
t _{BBM}	Break-before-make time delay	$V_{S} = 10 \text{ V}, R_{L} = 300 \Omega, C_{L} =$	35 pF, T _A = -40°C to +125°C	30	54		ns
	0	0 4 5 5 0 0	V _S = 0 V		0.3		
Q_J	Charge injection	$C_L = 1 \text{ nF}, R_S = 0 \Omega$	V _S = -15 V to +15 V		±0.6		рC
	0": 1"	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$,	Nonadjacent channel to D, DA, DB		-96		15
	Off-isolation $R_L = 50 \Omega$, $v_S = 1 v_{RMS}$, $f = 1 MHz$	Adjacent channel to D, DA, DB		-85		dB	
	Channel-to-channel	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$,	Nonadjacent channels		-96		
	crosstalk	f = 1 MHz	Adjacent channels		-88	- dE	dB
C _{S(OFF)}	Input off-capacitance	f = 1 MHz, V _S = 0 V			2.4	2.9	pF
0	0.44-#	f 4 MH- V 0 V	MUX36S08		7.5	8.4	
$C_{D(OFF)}$	Output off-capacitance	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$	MUX36D04		4.3	5	pF
C _{S(ON)} ,	0	f 4 MH- V 0 V	MUX36S08		9.4	10.6	
C _{D(ON)}	Output on-capacitance	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$	MUX36D04		6.7	7.7	pF
POWER :	SUPPLY	•					
					45	59	
	V _{DD} supply current	All $V_A = 0 \text{ V or } 3.3 \text{ V},$ $V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V},$	$T_A = -40$ °C to +85°C			62	μΑ
		.5 0 v, v _{EN} = 0.0 v,	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			83	
					25	34	
	V _{SS} supply current	All $V_A = 0 \text{ V or } 3.3 \text{ V},$ $V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V},$	$T_A = -40$ °C to +85°C			37	μΑ
		-3 0 1, TEN 0.0 V,	$T_A = -40$ °C to +125°C			57	

⁽²⁾ Specified by design, not subject to production testing.



7.6 Electrical Characteristics: Single Supply

at $T_A = 25$ °C. $V_{DD} = 12$ V. and $V_{SS} = 0$ V (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT		
ANALOG	SWITCH								
	Analog signal range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V _{SS}		V_{DD}	V		
	· ····································	- A - 10 - 10 - 1 - 1 - 1		- 33	235	340			
R _{ON}	On-resistance	V _S = 10 V, I _{CH} = 1 mA	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			390	Ω		
014		13 19 1, 10H 1 11111	$T_A = -40$ °C to +125°C			430			
			14 - 10 0 10 1120 0		3.1	12			
ΔR_{ON}	On-resistance match	V _S = 10 V, I _{CH} = 1 mA	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.1	19	Ω		
ΔIYON	On-resistance materi	VS = 10 V, ICH = 1 IIIA	$T_A = -40^{\circ}\text{C to } +03^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			23	32		
	On-resistance drift	V _S = 0 V	1 _A = -40 0 to +123 0		0.47	23	%/°C		
	On-resistance unit	V _S = 0 V		0.04	0.001	0.04	767 C		
	Input lookage current	Switch state is off,	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.001		-		
I _{S(OFF)}	Input leakage current	$V_S = 1 \text{ V and } V_D = 10 \text{ V},$ or $V_S = 10 \text{ V and } V_D = 1 \text{ V}^{(1)}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-0.15		0.15	nA		
		-	1 _A = -40 °C to +125 °C	-1.9	0.005	1.9			
		Switch state is off,	T 40%C to 195%C	-0.1	0.005	0.1	A		
		$V_S = 1 \text{ V and } V_D = 10 \text{ V},$ or $V_S = 10 \text{ V and } V_D = 1 \text{ V}^{(1)}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-0.5		0.5	nA		
I _D	Output leakage current	G - 2002 - D - V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-2	0.000	2			
		Switch state is on,		-0.1	0.008	0.1			
		D = 1 V and 10 V, S = floating	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-0.5		0.5	nA		
		C = Housing	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-3.3		3.3			
LOGIC IN	IPUT								
V _{IH}	Logic voltage high			2.0			V		
V_{IL}	Logic voltage low					8.0	V		
I _D	Input current					0.15	μΑ		
SWITCH	DYNAMIC CHARACTERISTI	CS ⁽²⁾							
	Enable turn-on time	V 0 V D 000 O			85	140			
t _{ON}		$V_S = 8 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF}$	$T_A = -40$ °C to +85°C			145	ns		
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			149			
	Enable turn-off time	V 2 V 2 222			48	83			
t _{OFF}		$V_S = 8 \text{ V}, R_L = 300 \Omega,$ $C_1 = 35 \text{ pF}$	$T_A = -40$ °C to +85°C			94	ns		
		5 <u>c</u> 55 p.	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			102			
		$V_S = 8 \text{ V}, C_L = 35 \text{ pF}$			87	147			
t _t	Transition time	$V_S = 8 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF},$	$T_A = -40$ °C to +85°C		153	ns			
		V_S = 8 V, R_L = 300 Ω , C_L = 35 pF,	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			155			
t _{BBM}	Break-before-make time delay	$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35$	pF, T _A = -40°C to +125°C	30	54		ns		
Q_J	Charge injection	$C_L = 1 \text{ nF}, R_S = 0 \Omega$	V _S = 6 V		0.15		рС		
~)	Shargo injuditori	OL - 1111, 115 - 0 22	$V_S = 0 V \text{ to } 12 V,$		±0.4		PO		
	Off-isolation	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$,	Nonadjacent channel to D, DA, DB		-96		dB		
	On iooiduoi1	f = 1 MHz	Adjacent channel to D, DA, DB		-85		QD.		
	Channel-to-channel	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$,	Nonadjacent channels		-96		dB		
	crosstalk	f = 1 MHz	Adjacent channels		-88]	ub		
C _{S(OFF)}	Input off-capacitance	f = 1 MHz, V _S = 6 V			2.7	3.2	pF		
	Out = 4 = 4	5 4 MH= V - OV	MUX36S08		9.1	10			
$C_{D(OFF)}$	Output off-capacitance	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$	MUX36D04		5	5.7	pF		
C _{S(ON)} ,			MUX36S08			12			
	Output on-capacitance	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$	ļ				pF		

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

When V_S is 1 V, V_D is 10 V, and vice versa. Specified by design; not subject to production testing.



Electrical Characteristics: Single Supply (continued)

at $T_A = 25$ °C, $V_{DD} = 12$ V, and $V_{SS} = 0$ V (unless otherwise noted)

PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
		42				
V _{DD} supply current	All $V_A = 0 \text{ V or } 3.3 \text{ V},$ $V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V}$	$T_A = -40$ °C to +85°C			56	μA
	VS = 0 V, VEN = 0.5 V	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			77	
				23	38	
V _{SS} supply current	All $V_A = 0 \text{ V or } 3.3 \text{ V},$ $V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			31 μ	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			51	

Copyright © 2016, Texas Instruments Incorporated

TEXAS INSTRUMENTS

7.7 Typical Characteristics

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)





Figure 5. On-Resistance vs Source or Drain Voltage

Figure 6. On-Resistance vs Source or Drain Voltage





Typical Characteristics (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)




 $V_{DD} = 24 \text{ V}, V_{SS} = 0 \text{ V}$





 $V_{DD} = 15 \text{ V}, V_{SS} = -15 \text{ V}$



 $V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$








Figure 11. Charge Injection vs Source Voltage





Figure 12. Charge Injection vs Source Voltage

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)







Figure 13. Charge Injection vs Source or Drain Voltage

Figure 14. Turn-On and Turn-Off Times vs Temperature







Figure 15. Off Isolation vs Frequency

Figure 16. Crosstalk vs Frequency







Figure 17. THD+N vs Frequency

Figure 18. On Response vs Frequency




Typical Characteristics (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)




MUX36S08, $V_{DD} = 15 \text{ V}$, $V_{SS} = -15 \text{ V}$

Figure 19. Capacitance vs Source Voltage




MUX36D04, $V_{DD} = 15 \text{ V}$, $V_{SS} = -15 \text{ V}$

Figure 20. Capacitance vs Source Voltage



MUX36S08, $V_{DD} = 30 \text{ V}, V_{SS} = 0 \text{ V}$



MUX36D04, $V_{DD} = 30 \text{ V}, V_{SS} = 0 \text{ V}$






Figure 23. Capacitance vs Source Voltage

Figure 22. Capacitance vs Source Voltage





Figure 24. Capacitance vs Source Voltage

TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)



8 Parameter Measurement Information

8.1 Truth Tables

Table 1 and Table 2 show the truth tables for the MUX36S08 and MUX36D04, respectively.

Α1 STATE ΕN **A2** Α0 X⁽¹⁾ $X^{(1)}$ $X^{(1)}$ All channels are off 0 1 0 0 0 Channel 1 0 0 Channel 2 1 1 0 0 Channel 3 1 1 Channel 4 1 0 1 1 Channel 5 1 1 0 0 1 1 0 1 Channel 6 Channel 7 1 1 1 0 1 Channel 8 1 1

Table 1. MUX36S08 Truth Table

Table 2. MUX36D04 Truth Table

EN	A1	A0	STATE
0	X ⁽¹⁾	X ⁽¹⁾	All channels are off
1	0	0	Channels 1A and 1B
1	0	1	Channels 2A and 2B
1	1	0	Channels 3A and 3B
1	1	1	Channels 4A and 4B

(1) X denotes don't care.

⁽¹⁾ X denotes don't care..



8.2 On-Resistance

The on-resistance of the MUX36xxx is the ohmic resistance across the source (Sx, SxA, or SxB) and drain (D, DA, or DB) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 26. Voltage (V) and current (I_{CH}) are measured using this setup, and R_{ON} is computed as shown in Equation 1:




Figure 26. On-Resistance Measurement Setup

$$R_{ON} = V / I_{CH}$$
 (1)

8.3 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. It is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. It is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 27




Figure 27. Off-Leakage Measurement Setup



8.4 On-Leakage Current

On-leakage current is defined as the leakage current that flows into or out of the drain pin when the switch is in the on state. The source pin is left floating during the measurement. Figure 28 shows the circuit used for measuring the on-leakage current, denoted by $I_{D(ON)}$.




Figure 28. On-Leakage Measurement Setup

8.5 Differential On-Leakage Current

In case of a differential signal, the on-leakage current is defined as the differential leakage current that flows into or out of the drain pins when the switches is in the on state. The source pins are left floating during the measurement. Figure 29 shows the circuit used for measuring the on-leakage current on each signal path, denoted by $I_{DA(ON)}$ and $I_{DB(ON)}$. The absolute difference between these two current is defined as the differential on-leakage current $I_{DL(ON)}$.





Figure 29. Differential On-Leakage Measurement Setup



8.6 Transition Time

Transition time is defined as the time taken by the output of the MUX36xxx to rise or fall to 90% of the transition after the digital address signal has fallen or risen to 50% of the transition. Figure 30 shows the setup used to measure transition time, denoted by the symbol t_t .



Copyright @ 2010, Texas instruments incorpor

Figure 30. Transition-Time Measurement Setup

8.7 Break-Before-Make Delay

Break-before-make delay is a safety feature that prevents two inputs from connecting when the MUX36xxx is switching. The MUX36xxx output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 31 shows the setup used to measure break-before-make delay, denoted by the symbol t_{BBM}.




Figure 31. Break-Before-Make Delay Measurement Setup



8.8 Turn-On and Turn-Off Time

Turn-on time is defined as the time taken by the output of the MUX36xxx to rise to a 90% final value after the enable signal has risen to a 50% final value. Figure 32 shows the setup used to measure turn-on time. Turn-on time is denoted by the symbol t_{ON} .

Turn off time is defined as the time taken by the output of the MUX36xxx to fall to a 10% initial value after the enable signal has fallen to a 50% initial value. Figure 32 shows the setup used to measure turn-off time. Turn-off time is denoted by the symbol t_{OFF} .




Figure 32. Turn-On and Turn-Off Time Measurement Setup

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



8.9 Charge Injection

The MUX36xxx have a simple transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . Figure 33 shows the setup used to measure charge injection.




Figure 33. Charge-Injection Measurement Setup



8.10 Off Isolation

Off isolation is defined as the voltage at the drain pin (D, DA, or DB) of the MUX36xxx when a $1-V_{RMS}$ signal is applied to the source pin (Sx, SxA, or SxB) of an off-channel. Figure 34 shows the setup used to measure off isolation. Use Equation 2 to compute off isolation.




Figure 34. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$
 (2)

8.11 Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is defined as the voltage at the source pin (Sx, SxA, or SxB) of an off-channel, when a $1-V_{RMS}$ signal is applied at the source pin of an on-channel. Figure 35 shows the setup used to measure, and Equation 3 is the equation used to compute, channel-to-channel crosstalk.




Figure 35. Channel-to-Channel Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (3)



8.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin of an on-channel, and the output is measured at the drain pin of the MUX36xxx. Figure 36 shows the setup used to measure bandwidth of the mux. Use Equation 4 to compute the attenuation.




Figure 36. Bandwidth Measurement Setup

Attenuation =
$$20 \cdot \text{Log}\left(\frac{V_2}{V_1}\right)$$
 (4)

8.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the MUX36xxx varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. Figure 37 shows the setup used to measure THD+N of the MUX36xxx.




Figure 37. THD+N Measurement Setup





9 Detailed Description

9.1 Overview

The MUX36xxx are a family of analog multiplexers. The *Functional Block Diagram* section provides a top-level block diagram of both the MUX36S08 and MUX36D04. The MUX36S08 is an 8-channel, single-ended, analog mux. The MUX36D04 is a 4-channel, differential, analog mux. Each channel is turned on or turned off based on the state of the address lines and enable pin.

9.2 Functional Block Diagram





Copyright © 2016, Texas Instruments Incorporated



9.3 Feature Description

9.3.1 Ultralow Leakage Current

The MUX36xxx provide extremely low on- and off-leakage currents. The MUX36xxx are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultralow leakage currents. Figure 38 shows typical leakage currents of the MUX36xxx versus temperature.




Figure 38. Leakage Current vs Temperature

9.3.2 Ultralow Charge Injection

The MUX36xxx have a simple transmission gate topology, as shown in Figure 39. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




Figure 39. Transmission Gate Topology

Feature Description (continued)

The MUX36xxx have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to as low as 0.3 pC at $V_S = 0$ V, and ± 0.6 pC in the full signal range, as shown in Figure 40.




Figure 40. Source-to-Drain Charge Injection vs Source or Drain Voltage

The drain-to-source charge injection becomes important when the device is used as a demultiplexer (demux), where D becomes the input and Sx becomes the output. Figure 41 shows the drain-to-source charge injection across the full signal range.




Figure 41. Drain-to-Source Charge Injection vs Source or Drain Voltage

9.3.3 Bidirectional Operation

The MUX36xxx are operable as both a mux and demux. The source (Sx, SxA, SxB) and drain (D, DA, DB) pins of the MUX36xxx are used either as input or output. Each MUX36xxx channel has very similar characteristics in both directions.



Feature Description (continued)

9.3.4 Rail-to-Rail Operation

The valid analog signal for the MUX36xxx ranges from V_{SS} to V_{DD} . The input signal to the MUX36xxx swings from V_{SS} to V_{DD} without any significant degradation in performance. The on-resistance of the MUX36xxx varies with input signal, as shown in Figure 42




Figure 42. On-Resistance vs Source or Drain Voltage

9.4 Device Functional Modes

When the EN pin of the MUX36xxx is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state irrespective of the state of the address lines. The EN pin can be connected to V_{DD} (as high as 36 V).



10 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The MUX36xxx family offers outstanding input/output leakage currents and ultralow charge injection. These devices operate up to 36 V, and offer true rail-to-rail input and output. The on-capacitance of the MUX36xxx is very low. These features makes the MUX36xxx a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

10.2 Typical Application

Figure 43 shows a 16-bit, differential, 4-channel, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion and a high-voltage differential input. The circuit uses the ADS8864, a 16-bit, 400-kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision, high-voltage, signal-conditioning front end, and a 4-channel differential mux. This TI Precision Design details the process for optimizing the precision, high-voltage, front-end drive circuit using the MUX36D04, OPA192 and OPA140 to achieve excellent dynamic performance and linearity with the ADS8864.




Figure 43. 16-Bit Precision Multiplexed Data-Acquisition System for High-Voltage Inputs With Lowest Distortion



Typical Application (continued)

10.2.1 Design Requirements

The primary objective is to design a ±20 V, differential, 4-channel, multiplexed, data-acquisition system with lowest distortion using the 16-bit ADS8864 at a throughput of 400 kSPS for a 10-kHz, full-scale, pure, sine-wave input. The design requirements for this block design are:

- System supply voltage: ±15 V
 ADC supply voltage: 3.3 V
- ADC sampling rate: 400 kSPS
- ADC reference voltage (REFP): 4.096 V
- System input signal: A high-voltage differential input signal with a peak amplitude of 20 V and frequency (f_{IN}) of 10 kHz are applied to each differential input of the mux.

10.2.2 Detailed Design Procedure

The purpose of this precision design is to design an optimal, high-voltage, multiplexed, data-acquisition system for highest system linearity and fast settling. The overall system block diagram is illustrated in Figure 43. The circuit is a multichannel, data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, attenuating SAR ADC driver, and the reference driver. The architecture allows fast sampling of multiple channels using a single ADC, providing a low-cost solution. This design systematically approaches each analog circuit block to achieve a 16-bit settling for a full-scale input stage voltage and linearity for a 10-kHz sinusoidal input signal at each input channel.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to TI Precision Design TIPD151, 16-Bit, 400-kSPS, 4-Channel Multiplexed Data-Acquisition System for High-Voltage Inputs with Lowest Distortion.

10.2.3 Application Curve




Figure 44. ADC 16-Bit Linearity Error for the Multiplexed Data-Acquisition Block



11 Power Supply Recommendations

The MUX36xxx operates across a wide supply range of ± 5 V to ± 18 V (10 V to 36 V in single-supply mode). They also perform well with unsymmetric supplies such as $V_{DD} = 12$ V and $V_{SS} = -5$ V. For reliable operation, use a supply decoupling capacitor ranging between 0.1 μ F to 10 μ F at both the VDD and VSS pins to ground.

The on-resistance of the MUX36xxx varies with supply voltage, as illustrated in Figure 45




Figure 45. On-Resistance Variation With Supply and Input Voltage



12 Layout

12.1 Layout Guidelines

Figure 46 illustrates an example of a PCB layout with the MUX36S08IPW, and Figure 47 illustrates an example of a PCB layout with MUX36D04IPW.

Some key considerations are:

- 1. Decouple the VDD and VSS pins with a 0.1-µF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} and V_{SS} supplies.
- 2. Keep the input lines as short as possible. In case of the differential signal, make sure the A inputs and B inputs are as symmetric as possible.
- 3. Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- 4. Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

12.2 Layout Example




Figure 46. MUX36S08IPW Layout Example




Figure 47. MUX36D04IPW Layout Example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

- ADS8664 12-Bit, 500-kSPS, 4- and 8-Channel, Single-Supply, SAR ADCs with Bipolar Input Ranges data sheet (SBAS492)
- OPA140 High-Precision, Low-Noise, Rail-to-Rail Output, 11-MHz JFET Op Amp data sheet (SBOS498)
- OPA192 36-V, Precision, Rail-to-Rail Input/Output, Low Offset Voltage, Low Input Bias Current Op Amp with e-Trim[™] data sheet (SBOS620)

13.2 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
MUX36S08	Click here	Click here	Click here	Click here	Click here	
MUX36D04	Click here	Click here	Click here	Click here	Click here	

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2016, Texas Instruments Incorporated





8-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MUX36D04IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C	Samples
MUX36D04IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXD04C	Samples
MUX36S08IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B	Samples
MUX36S08IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	MUXS08B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

8-Jun-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-May-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MUX36D04IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MUX36S08IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 9-May-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MUX36D04IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
MUX36S08IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity