SLVS317 - MAY 200

#### features

- Fully Integrated V<sub>CC</sub> and V<sub>pp</sub> Switching for 3.3 V, 5 V, and 12 V (no 12 V on TPS2223)
- Meets Current PC Card <sup>™</sup> Standards
- V<sub>pp</sub> Output Selection Independent of V<sub>CC</sub>
- 12-V and 5-V Supplies Can Be Disabled
- TTL-Logic Compatible Inputs
- Short-Circuit and Thermal Protection
- 24-Pin HTSSOP, 24- or 30-Pin SSOP
- 140-μA (Typical) Quiescent Current from 3.3-V Input
- Break-Before-Make Switching
- Power-On Reset
- −40°C to 85°C Operating Ambient Temperature Range


#### description

The TPS2223, TPS2224 and TPS2226 Card-Bus™ power-interface switches provide an integrated power-management solution for two PC Card sockets. These devices allow the controlled distribution of 3.3 V, 5 V, and 12 V to

#### applications

- Notebook and Desktop Computers
- Bar Code Scanners
- Digital Cameras
- Set-Top Boxes
- PDAs

#### TPS2223, TPS2224 DB OR PWP PACKAGE (TOP VIEW)



NC - No internal connection

† Pin 7 and 20 are NC for TPS2223.

each card slot. The current-limiting and thermal-protection features eliminate the need for fuses. Current-limit reporting helps the user isolate a system fault. The switch r<sub>DS(on)</sub> and current-limit values have been set for the peak and average current requirements stated in the PC Card specification, and optimized for cost.

Like the TPS2214 and TPS2214A and the TPS2216 and TPS2216A, this family of devices supports independent VPP/VCC switching; however, the standby and interface-mode pins are not supported. Shutdown mode is now supported independently on SHDN as well as in the serial interface. Optimized for lower power implementation, the TPS2223 does not support 12-V switching to VPP. See the available options table for pin-compatible device information.

#### **AVAILABLE OPTIONS**

TA		PACKAGED DEVICES							
		PowerPAD™ PLASTIC							
		DB-24		DB-30	SMALL OUTLINE (PWP-24)†				
40°C to	TPS2223I	DB, TPS2224DB		TPS2226DB	TDCGGGDWD				
−40°C to 85°C	Pin compatibles	TPS2214, TPS2214A	Pin compatibles	TPS2216, TPS2216A, TPS2206	TPS2223PWP, TPS2224PWP				

The DB and PWP packages are also available taped and reeled. Add R suffix to device type (e.g., TPS2223PWPR) for taped and reeled.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.


PaidBus and PC Card are trademarks of PCMCIA (Personal Computer Memory Card International Association).





NC - No internal connection

#### functional block diagram<sup>†</sup>



- † Diagram shown for 24-pin DB package.
- ‡ Current sense
- § The two 12-V pins must be externally connected.
- ¶ No Connections for TPS2223



#### **Terminal Functions**

	TERMINAL						
NAME		NO.		1/0	DESCRIPTION		
NAME	TPS2223	TPS2224	TPS2226				
3.3V	13, 14	13, 14	15, 16, 17	I	3.3-V input for card power and chip power		
5V	1, 2, 24	1, 2, 24	1, 2, 30	I	5-V input for card power		
12V	NA	7, 20	7, 24	I	12-V input for card power (xVPP). The two 12-V pins must be externally connected.		
AVCC	9, 10	9, 10	9, 10, 11	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card		
AVPP	8	8	8	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable to TPS2223)		
BVCC	17, 18	17, 18	20, 21, 22	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card		
BVPP	19	19	23	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable for TPS2223)		
GND	11	11	12		Ground		
<del>oc</del>	15	15	18	0	Open-drain overcurrent reporting output that goes low when an overcurrent condition exists. An external pullup is required.		
SHDN	21	21	25	ı	Hi-Z (open) all switches. Identical function to serial D8. Asynchronous active-low command, internal pullup		
RESET	12	12	14	ı	Logic-level RESET input active low. Asynchronous active-low command, internal pullup		
CLOCK	4	4	4	ı	Logic-level clock for serial data word		
DATA	3	3	3	I	Logic-level serial data word		
LATCH	5	5	5	I	Logic-level latch for serial data word, internal pulldown		
NC	6, 7, 16, 20, 22, 23	6, 16, 22, 23	6, 13, 19, 26-29		No internal connection		

SLVS317 - MAY 2001

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range for card power:	V <sub>I(3.3V)</sub>	0.3 V to 5.5 V
	V <sub>I(5V)</sub>	
	V <sub>I(12V)</sub> <sup>‡</sup>	
Logic input/output voltage	· · · · · · · · · · · · · · · · · · · ·	0.3 V to 6 V
Output voltage: V <sub>O(xVCC)</sub>		0.3 V to 6 V
V <sub>O(xVPP)</sub>		0.3 V to 14 V
Output current: I <sub>O(xVCC)</sub>		Internally Limited
IO(xVPP)		Internally Limited
	re range, T」	
Storage temperature range, T <sub>STG</sub> .		–55°C to 150°C
Lead temperature 1.6 mm (1/16 incl	h) from case for 10 seconds)	260°C
OC sink current	·	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKA	GE§	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DB	24	890 mW	8.9 mW/°C	489 mW	356 mW
DB	30	1095 mW	10.95 mW/°C	602 mW	438 mW
PWP	24	3322 mW	33.22 mW/°C	1827 mW	1329 mW

<sup>§</sup> These devices are mounted on an JEDEC low-k board (2-oz. traces on surface).

#### recommended operating conditions

		MIN	MAX	UNIT
	V <sub>I(3.3V)</sub> ¶	3	3.6	
Input voltage, $V_{I(3.3V)}$ is required for all circuit operations. 5V and 12V are only required for their respective functions.	V <sub>I(5V)</sub>	3	5.5	V
124 are only required for their respective furnations.	VI(3.3V)¶       3       3.6         or all circuit operations. 5V and ective functions.       VI(5V)       3       5.5         VI(12V)‡       7       13.5         IO(xVCC) at TJ = 100°C       1         IO(xVPP) at TJ = 100°C       100         2.5         Data       200         Latch       250         Clock       100         Reset       100         2)       100         Sigure 2)       100         ure 2)       100         ure 2)       250	13.5		
Output ourrent le	I <sub>O(xVCC)</sub> at T <sub>J</sub> = 100°C		1	Α
Output current, IO	$I_{O(xVPP)}$ at $T_J = 100^{\circ}C$		100	mA
Clock frequency, f(clock)			2.5	MHz
	Data	200		
Dulas duration +	Latch	250		, no
ruise duration, t <sub>W</sub>	Clock	100		ns
Pulse duration, t <sub>W</sub> Data  Latch  Clock  Reset	Reset	100		
Data-to-clock hold time (see Figure 2)		100		ns
Data-to-clock setup time, t <sub>SU</sub> (see Figure 2)		100		ns
Latch delay time, t <sub>d(latch)</sub> (see Figure 2)		100		ns
Clock delay time, t <sub>d(clock)</sub> (see Figure 2)		250		ns
Operating virtual junction temperature, T <sub>J</sub> (maximum to be calcula	ated at worst cast PD at 85°C ambient)	-40	100	°C

<sup>‡</sup> Not applicable for TPS2223



<sup>‡</sup> Not applicable for TPS2223

It is understood that for  $V_{I(3.3V)}$ < 3 V, voltages within the absolute maximum ratings applied to pin 5V or pin 12V will not damage the IC.

SLVS317 - MAY 200

electrical characteristics,  $T_J$  = 25°C,  $V_{I(5V)}$  = 5 V,  $V_{I(3.3V)}$  = 3.3 V,  $V_{I(12V)}$  = 12 V (not applicable for TPS2223), all outputs unloaded (unless otherwise noted)

#### power switch

PARAMETER			TEST CONDITIONS	i†	MIN	TYP	MAX	UNIT		
		3.3V to xVCC, with t	:wo	I <sub>O</sub> = 750 mA each			85	110		
	Static	switches on  5V to xVCC, with two switches on		I <sub>O</sub> = 750 mA each, T <sub>J</sub> = 100°C		110	140	mΩ		
				I <sub>O</sub> = 500 mA each			95	130	11152	
[DO()	drain-source			$I_O = 500 \text{ mA each}, T_J = 100^{\circ}\text{C}$	;		120	160		
rDS(on)	on-state	3.3V or 5V to xVPP,	with two	I <sub>O</sub> = 50 mA each			0.8	1		
	resistance	switches on		$I_O = 50 \text{ mA each},  T_J = 100^{\circ}\text{C}$			1	1.3	Ω	
		12V to xVPP, with tv	vo	I <sub>O</sub> = 50 mA each			2	2.5		
		switches on		$I_O = 50 \text{ mA each}, T_J = 100^{\circ}\text{C}$			2.5	3.4		
	Output	Discharge at xVCC		I <sub>O(disc)</sub> = 1 mA		0.5	0.7	1	kΩ	
	discharge resistance	Discharge at xVPP		I <sub>O(disc)</sub> = 1 mA		0.2	0.4	0.5	K22	
				Limit (steady-state value),	los(xVCC)	1	1.4	2	Α	
1	Oh aut ainevit a			output powered into a short circuit	I <sub>OS(xVPP)</sub>	120	200	300	mA	
los	Short-circuit o	output current		Limit (steady-state value),	los(xVCC)	1	1.4	2	Α	
				output powered into a short circuit, T <sub>J</sub> = 100°C	I <sub>OS(xVPP)</sub>	120	200	300	mA	
	Thermal shutdown	Thermal trip point, T	J	Rising temperature		135		°C		
	temperature (see Note 1)	Hysteresis, TJ					10		C	
				$\frac{V_O(xVCC)}{OC}$ with 100-m $\Omega$ short, from $\Omega$ signal falling edge	10					
	Current-limit r	esponse time (see No	te 1)	$\frac{V_{O}(xVPP)}{OC}$ with 100-mΩ short, fr	om short to		3		μs	
			I <sub>1(3.3V)</sub>				140	200		
		Normal operation and reset mode	I <sub>I(5V)</sub>		ľ		8	12		
١.	Input current.	and reset mode	I <sub>I(12V)</sub>				100	180	μΑ	
lj .	quiescent	Shutdown mode,	I <sub>I(3.3V)</sub>				0.3	2	μΑ	
	•	$V_{O(xVCC)} = Hi-Z,$ $I_{I(5V)}$	I <sub>I(5V)</sub>				0.1	2		
		VO(xVPP) = Hi-Z	I <sub>I(12V)</sub>				0.3	2		
	Leakage			$V_{O(xVCC)} = 5 V$				10	50 uA	
l <sub>lkg</sub>	current,	Shutdown mode	outdown mode	$V_{I(5V)} = V_{I(12V)} = 0$	T <sub>J</sub> = 100°C			50		
ing	output off state	output off		$V_{O(xVPP)} = 12 V$			-	10	L	
	Sidio			$V_{I(5V)} = V_{I(12V)} = 0$	T <sub>J</sub> = 100°C			50		

<sup>†</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. NOTE 1: Specified by design; not tested in production.



SLVS317 - MAY 2001

electrical characteristics,  $T_J$  = 25°C,  $V_{I(5V)}$  = 5 V,  $V_{I(3.3V)}$  = 3.3 V,  $V_{I(12V)}$  = 12 V (not applicable for TPS2223), all outputs unloaded (unless otherwise noted) (continued)

#### logic section (CLOCK, DATA, LATCH, RESET, SHDN, OC)

	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		lucation (see Note 2)	RESET = 5.5 V	-1		1	
		I <sub>I(/RESET)</sub> (see Note 2)	RESET = 0 V	-30	-20	-10	
		In the second second second	SHDN = 5.5 V	-1		1	
Ц	Input current, logic	I <sub>I(/SHDN)</sub> (see Note 2)	SHDN = 0 V	-50		-3	μΑ
		Lu ATOUN (see Note 2)	LATCH = 5.5 V			50	
		I <sub>I(LATCH)</sub> (see Note 2)	LATCH = 0 V	-1		1	
		I(CLOCK, DATA)	0 V to 5.5 V	-1		1	
$V_{IH}$	High-level input voltage, logic	;		2			V
$V_{IL}$	Low-level input voltage, logic					0.8	V
V <sub>O(sat)</sub>	t) Output saturation voltage at OC		I <sub>O</sub> = 2 mA		0.14	0.4	V
l <sub>lkg</sub>	Leakage current at OC		$V_{O(/OC)} = 5.5 \text{ V}$		0	1	μΑ

NOTE 2: LATCH has low current pulldown. RESET and SHDN have low-current pullup.

#### **UVLO and POR (power-on reset)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>I(3.3V)</sub>	Input voltage at 3.3V pin, UVLO	3.3 V level below which all switches are Hi-Z	2.4	2.7	2.9	V
V <sub>hys</sub> (3.3V)	UVLO hysteresis voltage at VA (see Note 1)		70	100		mV
V <sub>I(5V)</sub>	Input voltage at 5V pin, UVLO	5 V level below which only 5V switches are Hi-Z	2.3	2.5	2.9	V
V <sub>hys(5V)</sub>	UVLO hysteresis voltage at 5V (see Note 1)		70	100		mV
<sup>t</sup> df	Delay time for falling response, UVLO (see Note 1)	Delay from voltage hit (step from 3 V to 2.3 V) to Hi-Z control (90% V <sub>G</sub> to GND)		4		μs
V <sub>I</sub> (POR)	Input voltage, power-on reset (see Note 1)	3.3 V voltage below which POR is asserted causing a RESET internally with all line switches open and all discharge switches closed.			1.7	V

NOTE 1: Specified by design; not tested in production.

SLVS317 - MAY 2001

### switching characteristics, $V_{CC}=5$ V, $T_A=25$ °C, $V_{I(3.3V)}=3.3$ V, $V_{I(5V)}=5$ V, $V_{I(12)}=12$ V (not applicable for TPS2223) all outputs unloaded (unless otherwise noted)

	PARAMETER <sup>†</sup>	LOAD CONDITION	TEST CONDITION	s‡	MIN	TYP	MAX	UNIT	
		$C_{L(XVCC)} = 0.1 \mu F,$ $C_{L(XVPP)} = 0.1 \mu F,$	V <sub>O(x</sub> VCC) = 5 V			0.9			
t <sub>r</sub>	Output rise times (see Note 1)	$I_{O(xVCC)} = 0 A,$ $I_{O(xVPP)} = 0 A$	V <sub>O(xVPP)</sub> = 12 V			0.26		ms	
'	Output fise times (see Note 1)	C <sub>L(xVCC)</sub> = 150 μF, C <sub>L(xVPP)</sub> = 10 μF,	$V_{O(xVCC)} = 5 V$		1.1			1119	
		$I_{O(xVCC)} = 0.75 \text{ A},$ $I_{O(xVPP)} = 50 \text{ mA}$	V <sub>O(x</sub> VPP) = 12 V		0.6				
		C <sub>L(xVCC)</sub> = 0.1 μF, C <sub>L(xVPP)</sub> = 0.1 μF,	V <sub>O</sub> (xVCC) = 5 V, Discharge switches ON			0.5			
t.	Output fall times (see Note 1)	$I_{O(xVCC)} = 0 A,$ $I_{O(xVPP)} = 0 A$	V <sub>O(xVPP)</sub> = 12 V, Discharge switches ON			0.2		ms	
tf	Output fail times (see Note 1)	C <sub>L(xVCC)</sub> = 150 μF, C <sub>L(xVPP)</sub> = 10 μF,	V <sub>O(xVCC)</sub> = 5 V			2.35		1115	
		$I_{O(xVCC)} = 0.75 \text{ A},$ $I_{O(xVPP)} = 50 \text{ mA}$	V <sub>O(xVPP)</sub> = 12 V		3.9				
			Latch↑ to xVPP (12 V)§	<sup>t</sup> pdon		2			
		C <sub>L(xVCC)</sub> = 0.1 μF, C <sub>L(xVPP)</sub> = 0.1 μF,		<sup>t</sup> pdoff		0.62		ms	
			Latch↑ to xVPP (5 V)  Latch↑ to xVPP (3.3 V)	<sup>t</sup> pdon		0.77			
				<sup>t</sup> pdoff		0.51			
				t <sub>pdon</sub>		0.75			
		IO(xVCC) = 0 A,		<sup>t</sup> pdoff		0.52			
		$I_{O(xVPP)} = 0 A$	Latch↑ to xVCC (5 V)	tpdon		0.3			
			Later to xVCC (5 V)	t <sub>pdoff</sub>		2.5			
			Latch↑ to xVCC (3.3V)	tpdon		0.3			
<b> </b>	Propagation delay (see Note 1)		Laterr to xVCC (3.3V)	tpdoff		2.8			
<sup>t</sup> pd	Fropagation delay (see Note 1)		Latch↑ to xVPP (12 V)§	t <sub>pdon</sub>		2.2			
			Laten 1 to XVPP (12 V)8	tpdoff		0.8			
			Latch↑ to xVPP (5 V)	t <sub>pdon</sub>		0.8			
		C <sub>L(xVCC)</sub> = 150 μF,	Later to XVPP (5 V)	tpdoff		0.6		ms	
		$C_{L(XVPP)} = 10 \mu F$	Latch↑ to xVPP (3.3 V)	t <sub>pdon</sub>		8.0			
		$I_{O(xVCC)} = 0.75 A,$	Later to XVPP (3.3 V)	tpdoff		0.6			
		$I_{O(xVPP)} = 50 \text{ mA}$	Latch↑ to xVCC (5 V)	t <sub>pdon</sub>		0.6			
			Later to xVCC (5 V)	tpdoff		2.5			
			Latch↑ to xVCC (3.3V)	t <sub>pdon</sub>		0.5			
			Later to xvec (3.3V)	tpdoff		2.6			

<sup>&</sup>lt;sup>†</sup> Refer to Parameter Measurement Information in Figure 1.

NOTE 1: Specified by design; not tested in production.



<sup>‡</sup> No card inserted, assumes a 0.1-μF output capacitor (see Figure 1).

<sup>§</sup> Not applicable for TPS2223

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuits and Voltage Waveforms

**VOLTAGE WAVEFORMS** 



SLVS317 - MAY 2001

#### PARAMETER MEASUREMENT INFORMATION



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.

Figure 2. Serial-Interface Timing for TPS2226

#### **Table of Graphs**

		FIGURE
Short-circuit response, short applied to powered-on 5-V xVCC-switch output	vs Time	3
Short-circuit response, short applied to powered-on 12-V xVPP-switch output	vs Time	4
OC response with ramped overcurrent-limit load on 5-V xVCC-switch output	vs Time	5
OC response with ramped overcurrent-limit load on 12-V xVPP-switch output	vs Time	6
xVCC Turnon propagation delay time ( $C_L = 150 \mu F$ )	vs Junction temperature	7
xVCC Turnoff propagation delay time ( $C_L = 150 \mu F$ )	vs Junction temperature	8
xVPP Turnon propagation delay time ( $C_L = 10 \mu F$ )	vs Junction temperature	9
xVPP Turnoff propagation delay time ( $C_L = 10 \mu F$ )	vs Junction temperature	10
xVCC Turnon propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	11
xVCC Turnoff propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	12
xVPP Turnon propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	13
xVPP Turnoff propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	14
xVCC Rise time ( $C_L = 150 \mu\text{F}$ )	vs Junction temperature	15
xVCC Fall time ( $C_L = 150 \mu F$ )	vs Junction temperature	16
xVPP Rise time ( $C_L = 10 \mu F$ )	vs Junction temperature	17
xVPP Fall time ( $C_L = 10 \mu F$ )	vs Junction temperature	18
xVCC Rise time ( $T_J = 25$ °C)	vs Load capacitance	19
xVCC Fall time (T <sub>J</sub> = 25°C)	vs Load capacitance	20
xVPP Rise time $(T_J = 25^{\circ}C)$	vs Load capacitance	21
xVPP Fall time ( $T_J = 25^{\circ}C$ )	vs Load capacitance	22

#### PARAMETER MEASUREMENT INFORMATION




Figure 3. Short-Circuit Response, Short Applied to Powered-on 5-V xVCC-Switch Output




Figure 5. OC Response With Ramped Overcurrent-Limit Load on 5-V xVCC-Switch Output




Figure 4. Short-Circuit Response, Short
Applied to Powered-on 12-V
xVPP-Switch Output





Figure 6. OC Response With Ramped Overcurrent-Limit Load on 12-V xVPP-Switch Output




#### PARAMETER MEASUREMENT INFORMATION

### TURNON PROPAGATION DELAY TIME, xVCC



### TURNON PROPAGATION DELAY TIME, xVPP



#### TURNOFF PROPAGATION DELAY TIME, xVCC





Figure 8


#### TURNOFF PROPAGATION DELAY TIME, xVPP





#### PARAMETER MEASUREMENT INFORMATION

#### TURNON PROPAGATION DELAY TIME, xVCC



### TURNOFF PROPAGATION DELAY TIME, xVCC vs





Figure 12

### TURNON PROPAGATION DELAY TIME, xVPP vs



#### TURNOFF PROPAGATION DELAY TIME, xVPP




Figure 14

#### PARAMETER MEASUREMENT INFORMATION





Figure 15



FALL TIME, xVCC vs JUNCTION TEMPERATURE




Figure 16









Figure 18


#### PARAMETER MEASUREMENT INFORMATION





**FALL TIME, xVCC** 





SLVS317 - MAY 2001


#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**

			FIGURE
	Input current, xVCC = 3.3 V		23
IJ	Input current, xVCC = 5 V	vs Junction temperature	24
	Input current, xVPP = 12 V		25
	Static drain-source on-state resistance, 3.3 V to xVCC switch		26
rDS(on)	Static drain-source on-state resistance, 5 V to xVCC switch	vs Junction temperature	27
	Static drain-source on-state resistance, 12 V to xVPP switch		28
	xVCC switch voltage drop, 3.3-V input		29
Vo	xVCC switch voltage drop, 5-V input	vs Load current	30
	xVPP switch voltage drop, 12-V input		31
	Short-circuit current limit, 3.3 V to xVCC		32
los	Short-circuit current limit, 5 V to xVCC	vs Junction temperature	33
	Short-circuit current limit, 12 V to xVCC		34


#### INPUT CURRENT, xVCC = 3.3 V

#### vs JUNCTION TEMPERATURE





#### INPUT CURRENT, xVCC = 5 V


#### vs JUNCTION TEMPERATURE




#### **TYPICAL CHARACTERISTICS**








### STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 3.3 V TO xVCC SWITCH





rigare 20


#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 12 V TO xVPP SWITCH




#### **TYPICAL CHARACTERISTICS**










#### **TYPICAL CHARACTERISTICS**

#### SHORT-CIRCUIT CURRENT LIMIT, 5 V TO xVCC

#### JUNCTION TEMPERATURE 1.435 IOS - Short-Circuit Current Limit, 5 V to xVCC - A 1.43 1.425 1.42 1.415 1.41 1.405 1.4 1.395 1.39 1.385 \_50 10 40 70 100 T<sub>J</sub> - Junction Temperature - °C Figure 33



SLVS317 - MAY 2001

#### APPLICATION INFORMATION

#### overview

PC Cards were initially introduced as a means to add flash memory to portable computers. The idea of add-in cards quickly took hold, and modems, wireless LANs, global positioning satellite System (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association) was established, comprising members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the *plug-and-play* concept, so that cards and hosts from different vendors would be transparently compatible.

#### PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two  $V_{CC}$ , two  $V_{pp}$ , and four ground terminals. Multiple  $V_{CC}$  and ground terminals minimize connector-terminal and line resistance. The two  $V_{pp}$  terminals were originally specified as separate signals, but are normally tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the  $V_{CC}$  terminals; flash-memory programming and erase voltage is supplied through the  $V_{pp}$  terminals. Cardbus cards of today typically do not use 12 V, which is now more of an optional requirement in the host.

#### designing for voltage regulation

The current PCMCIA specification for output voltage regulation,  $V_{O(reg)}$ , of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation,  $V_{PS(reg)}$ , of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses,  $V_{PCB}$ , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop,  $V_{DS}$ , for the TPS2223, TPS2224 and TPS2226 would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; therefore, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the TPS2223, TPS2224, and TPS2226. Therefore, the maximum output current, I<sub>O</sub> max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_{O}$$
max =  $\frac{V_{DS}}{r_{DS(on)}}$ 

The xVCC outputs have been designed to deliver the peak and average currents defined by the PC Card specification within regulation over the operating temperature range. The xVPP outputs of the TPS2226 have been designed to deliver 100 mA continuously.



SLVS317 - MAY 2001

#### APPLICATION INFORMATION

#### overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even extremely robust systems could undergo rapid battery discharge into a damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. The reliability of fused systems is poor, in comparison, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2223, TPS2224 and TPS2226 take a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 100 mA to 250 mA, typically around 200 mA.

Second, when an overcurrent condition is detected, the TPS2223, TPS2224 and TPS2226 assert an active low  $\overline{OC}$  signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates, shutting down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis. Thermal limiting prevents destruction of the IC from overheating beyond the package power-dissipation ratings.

During power up, the devices control the rise times of the xVCC and xVPP outputs and limit the inrush current into a large load capacitance, faulty card, or connector.

#### 12-V supply not required

A few PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which requires that power be present at all times. The TPS2224 and TPS2226 offer considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the VA input (3.3 V). Therefore, the external 12-V supply can be disabled except when needed by the PC Card in the slot, thereby extending battery lifetime. A special feature in the 12-V circuitry actually helps to reduce the supply current demanded from the 3.3 V input. When 12 V is supplied and requested at the VPP output, a voltage selection circuit will draw the charge-pump drive current for the 12-V FETs from the 12-V input. This selection is automatic and effectively reduces demand fluctuations on the normal 3.3-V VCC rail. For proper operation of this feature, a minimum 3.3-V input capacitance of 4.7  $\mu$ F is recommended, and a minimum 12-V input ramp-up rate of 12 V/50 ms (240 V/s) is required. Additional power savings are realized by the TPS2226 during a software shutdown in which quiescent current drops to a maximum of 1  $\mu$ A.

#### voltage-transitioning requirement

PC Cards, like portables, are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2223, TPS2224 and TPS2226 meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that  $V_{CC}$  be discharged within 100 ms. PC Card resistance cannot be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The devices include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.



SLVS317 - MAY 200

#### APPLICATION INFORMATION

#### shutdown mode

In the shutdown mode, which can be controlled by  $\overline{SHDN}$  or bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is reduced to 1  $\mu$ A or less to conserve battery power.

#### power-supply considerations

These switches have multiple pins for each 3.3-V and 5-V power input and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and power loss. It is recommended that all input and output power pins be paralleled for optimum operation.

To increase the noise immunity of the TPS2223, TPS2224 and TPS2226, the power-supply inputs should be bypassed with at least a 4.7  $\mu$ F electrolytic or tantalum capacitor paralleled by a 0.047- $\mu$ F to 0.1- $\mu$ F ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a 0.1- $\mu$ F (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the devices and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken below –0.3 V.

#### **RESET** input

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low-impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active low  $\overline{RESET}$  input will close internal switches S1, S4, S7, and S11 with all other switches left open. The TPS2223, TPS2224 and TPS2226 remain in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. The input serial data cannot be latched during reset mode.  $\overline{RESET}$  is provided for direct compatibility with systems that use an active-low reset voltage supervisor. The  $\overline{RESET}$  pin has an internal 150-k $\Omega$  pullup resistor.

#### calculating junction temperature

The switch resistance,  $r_{DS(on)}$ , is dependent on the junction temperature,  $T_J$ , of the die. The junction temperature is dependent on both  $r_{DS(on)}$  and the current through the switch. To calculate  $T_J$ , first find  $r_{DS(on)}$  from Figures 26 through 28, using an initial temperature estimate about 30°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$T_{J} = \left(\sum P_{D} \times R_{\theta J A}\right) + T_{A}$$

Where:

 $R_{\theta,JA}$  is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.



SLVS317 - MAY 2001

#### **APPLICATION INFORMATION**

#### logic inputs and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figure 2). The 11-bit (D0–D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.

The serial interface of the device is compatible with serial-interface PCMCIA controllers.

An overcurrent output  $(\overline{OC})$  is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.

#### TPS2223, TPS2224 and TPS2226 control logic

#### **xVPP**

	AVPP (	CONTROL SIG	SNALS	OUTPUT	PUT BVPP CONTROL SIGNALS					
D8 (SHDN)	D0	D1	D9	V_AVPP	D8 (SHDN)	D4	D5	D10	V_BVPP	
1	0	0	Х	0 V	1	0	0	Х	0 V	
1	0	1	0	3.3 V	1	0	1	0	3.3 V	
1	0	1	1	5 V	1	0	1	1	5 V	
1	1	0	Х	12 V <sup>†</sup>	1	1	0	Х	12 V <sup>†</sup>	
1	1	1	Х	Hi-Z	1	1	1	Х	Hi-Z	
0	Х	Х	Х	Hi-Z	0	Х	Х	Х	Hi-Z	

<sup>†</sup> The output V\_xVPP is Hi-Z for TPS2223.


#### **xVCC**

	AVCC CONTROL SIGNALS		ОИТРИТ	BVCC CONTROL SIGNALS			OUTPUT
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	X	Hi-Z	0	X	X	Hi-Z

#### **APPLICATION INFORMATION**

#### **ESD** protections (see Figure 35)

All inputs and outputs of these devices incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1-μF capacitors protects the devices from discharges up to 10 kV.



<sup>†</sup> Maximum recommended output capacitance for xVCC is 220 μF including card capacitance, and for xVPP is 10 μF, without  $\overline{OC}$  glitch when switches are powered on.

Figure 35. Detailed Interconnections and Capacitor Recommendations




#### APPLICATION INFORMATION

#### 12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 36, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in  $^2$  of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3  $\mu$ A when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the  $0.7-\Omega$  MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference, pin 2 of TPS6734, is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



† Not on TPS2224

NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.

Figure 36. TPS2224 and TPS2226 with TPS6734 12-V, 120-mA Supply




SLVS317 - MAY 2001

#### **MECHANICAL DATA**

#### DB (R-PDSO-G\*\*)

#### 28 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150




SLVS317 - MAY 2001

#### **MECHANICAL DATA**

#### PWP (R-PDSO-G\*\*)

#### PowerPAD™ PLASTIC SMALL-OUTLINE

#### **20 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265