捷多邦,专**SN54CBTT6212A**は**SN74C**BT16212A 24-BIT FET BUS-EXCHANGE SWITCHES

SCDS007R - NOVEMBER 1992 - REVISED NOVEMBER 2001

- Members of the Texas Instruments
 Widebus™ Family
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description

The 'CBT16212A devices provide 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

Each device operates as a 24-bit bus switch or a 12-bit bus exchanger that provides data exchanging between the four signal ports via the data-select (S0, S1, S2) terminals.

WWW.D

SN54CBT16212A . . . WD PACKAGE SN74CBT16212A . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

1		$\overline{}$	
S0 [1	56	S1
1A1	2	55	S2
1A2	3	54	1B1
2A1	4	53	1B2
2A2 [5	52	2B1
3A1 [6	51	2B2
3A2 🛚	7	50	3B1
GND [8	49	GND
4A1	9	48	3B2
4A2	10	47	4B1
5A1	11	46	4B2
5A2	12	45	5B1
6A1	13	44	5B2
6A2	14	43	6B1
7A1	15	42	6B2
7A2	16	41	7B1
v _{cc} [17	40	7B2
8A1	18		8B1
GND [19	38	GND
8A2 🛚	20	37	8B2
9A1	21	36	9B1
9A2	22	35	9B2
10A1	23	34	10B1
10A2	24	33	10B2
11A1	25	32	11B1
11A2	26	31	11B2
12A1 🛚	27	30	12B1
12A2 [28	29	12B2

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SSOP – DL	Tube	SN74CBT16212ADL	CBT16212A
	330F - DL	Tape and reel	SN74CBT16212ADLR	CBT 10212A
	TVSOP – DGV	Tape and reel	SN74CBT16212ADGVR	CY212A
	VFBGA – GQL Tape and reel		SN74CBT16212AGQLR	CY212A
−55°C to 125°C CFP − WD Tube		SNJ54CBT16212AWD	SNJ54CBT16212AWD	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SN54CBT16212A, SN74CBT16212A 24-BIT FET BUS-EXCHANGE SWITCHES

SCDS007R - NOVEMBER 1992 - REVISED NOVEMBER 2001

GQL PACKAGE (TOP VIEW)




terminal assignments

	1	2	3	4	5	6
Α	1A2	1A1	S0	S1	S2	1B1
В	3A1	2A2	2A1	1B2	2B1	2B2
С	4A1	GND	3A2	3B1	GND	3B2
D	5A2	4A2	5A1	4B2	4B1	5B1
Е	6A2	6A1			5B2	6B1
F	7A1	7A2			7B1	6B2
G	VCC	GND	8A1	8B1	GND	7B2
Н	8A2	9A1	9A2	9B2	9B1	8B2
J	10A1	10A2	11A1	11B1	10B2	10B1
K	11A2	12A1	12A2	12B2	12B1	11B2

FUNCTION TABLE

	INPUTS		INPUTS/0	INPUTS/OUTPUTS FUNCTION		
S2	S1	S0	A1	A2	FUNCTION	
L	L	L	Z	Z	Disconnect	
L	L	Н	B1 port	Z	A1 port = B1 port	
L	Н	L	B2 port	Z	A1 port = B2 port	
L	Н	Н	Z B1 port		A2 port = B1 port	
Н	L	L	Z	B2 port	A2 port = B2 port	
Н	L	Н	Z	Z	Disconnect	
Н	Н	L	B1 port	B2 port	A1 port = B1 port A2 port = B2 port	
Н	Н	Н	B2 port	B1 port	A1 port = B2 port A2 port = B1 port	

logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, DL, and WD packages.

SN54CBT16212A, SN74CBT16212A 24-BIT FET BUS-EXCHANGE SWITCHES

SCDS007R - NOVEMBER 1992 - REVISED NOVEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ _{JA} (see Note 2)	: DGG package	64°C/W
	DGV package	48°C/W
	DL package	56°C/W
	GQL package	42°C/W
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		SN54CBT	16212A	SN74CBT	LINIT		
		MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage	4	5.5	4	5.5	V	
٧ıH	High-level control input voltage	2		2		V	
٧ _{IL}	Low-level control input voltage		0.8		0.8	V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	4CBT162	12A	SN74CBT16212A			UNIT		
PAI	RAMETER	1531	CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	x Ollin	
٧ _{IK}		$V_{CC} = 4.5 \text{ V},$	$I_{ } = -18 \text{ mA}$				-1.2			-1.2	V	
1.		$V_{CC} = 0$,	$V_{I} = 5.5 V$				10			10		
Η		$V_{CC} = 5.5 \text{ V},$	$V_{I} = 5.5 \text{ V or}$	GND	±1			±1			μΑ	
Icc		$V_{CC} = 5.5 \text{ V},$	$I_0 = 0, V_1 = V_1$	√ _{CC} or GND			3.2			3	μΑ	
∆I _{CC} §	Control inputs	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND					2.5			2.5	mA	
Ci	Control inputs	V _I = 3 V or 0				2.5			2.5		pF	
C _{io(off)}		$V_0 = 3 \text{ V or } 0,$	S0, S1, and	S2 = GND		7.5			7.5		pF	
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _I = 15 mA		14	20		14	20		
$r_{on}\P$			\/ı = 0	I _I = 64 mA		4	10		4	7	Ω	
		V _{CC} = 4.5 V	$CC = 4.5 \text{ V}$ $V_{\parallel} = 0$	I _I = 30 mA		4	10		4	7		
			V _I = 2.4 V,	I _I = 15 mA		6	14		6	12		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

[¶] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS007R - NOVEMBER 1992 - REVISED NOVEMBER 2001

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

					SN54CBT16212A				SN74CBT16212A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} :	= 4 V	V _{CC} =	= 5 V 5 V	V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd} †	A or B	B or A				0.8*		0.35		0.25	ns	
t _{pd}	S	A or B		14	1.5	13		10	1.5	9.1	ns	
t _{en}	S	A or B		15	1.5	13.7		10.4	1.5	9.7	ns	
^t dis	S	A or B		14.2	1.5	13.5		9.2	1.5	8.8	ns	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

PARAMETER MEASUREMENT INFORMATION **TEST** S1 O Open 500 Ω From Output Open tpd **Ģ GND Under Test** tPLZ/tPZL 7 V tPHZ/tPZH Open $C_L = 50 pF$ 500 Ω (see Note A) - 3 V Output 1.5 V 1.5 V Control LOAD CIRCUIT 0 V tPZL **tPLZ** Output 3.5 V Waveform 1 Input 1.5 V S1 at 7 V **VOL + 0.3 V** (see Note B) - VOL 0 V tPZH -· tPHZ **tPHL** ^tPLH Output — Vон V_{OH} – 0.3 V Waveform 2 1.5 V Output S1 at Open (see Note B) VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265