

DATA SHEET

74LVC16373A/74LVCH16373A

16-bit D-type transparent latch with 5 Volt
tolerant inputs/outputs (3-State)

Product specification

Supersedes data of 1997 Aug 22

IC24 Data Handbook

1998 Mar 17

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs (3-State)

**74LVC16373A/
74LVCH16373A**

FEATURES

- 5 volt tolerant inputs/outputs for interfacing with 5V logic
- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold (74LVCH16373A only)
- High impedance when $V_{CC} = 0$

DESCRIPTION

The 74LVC(H)16373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. One latch enable (LE) input and one output enable (\overline{OE}) are provided for each octal. Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. These features allow the use of these devices in a mixed 3.3V/5V environment.

The 74LVC(H)16373A consists of 2 sections of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the D_n inputs enter the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The 74LVCH16373A bus hold data inputs eliminates the need for external pull up resistors to hold unused inputs.

QUICK REFERENCE DATA

$GND = 0V$; $T_{amb} = 25^\circ C$; $t_r = t_f \leq 2.5ns$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay D_n to Q_n LE to Q_n	$C_L = 50pF$ $V_{CC} = 3.3V$	3.0 3.4	ns
C_I	Input capacitance		5.0	pF
C_{PD}	Power dissipation capacitance per latch	$V_{CC} = 3.3V$	26	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz; C_L = output load capacity in pF;


f_o = output frequency in MHz; V_{CC} = supply voltage in V;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVC16373A DL	VC16373A DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVC16373A DGG	VC16373A DGG	SOT362-1
48-Pin Plastic SSOP Type III	-40°C to +85°C	74LVCH16373A DL	VCH16373A DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVCH16373A DGG	VCH16373A DGG	SOT362-1

PIN CONFIGURATION




16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs (3-State)

**74LVC16373A/
74LVCH16373A**

PIN DESCRIPTION


PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	$\overline{1OE}$	Output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q0 to 1Q7	Data inputs/outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V_{CC}	Positive supply voltage
13, 14, 16, 17, 19, 20, 22, 23	2Q0 to 2Q7	Data inputs/outputs
24	$\overline{2OE}$	Output enable input (active LOW)
25	2LE	Latch enable input (active HIGH)
36, 35, 33, 32, 30, 29, 27, 26	2D0 to 2D7	Data inputs
47, 46, 44, 43, 41, 40, 38, 37	1D0 to 1D7	Data inputs
48	1LE	Latch enable input (active HIGH)

LOGIC SYMBOL



SW00067

LOGIC DIAGRAM



FUNCTION TABLE (per section of eight bits)

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS
	\overline{OE}	LE	Dn		Q0 to Q7
enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
latch and read register	L	L	I	L	L
	L	L	h	H	H
latch register and disable outputs	H	L	I	L	Z
	H	L	h	H	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition


X = don't care

Z = high impedance OFF-state


16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs (3-State)

74LVC16373A/
74LVCH16373A

LOGIC SYMBOL (IEEE/IEC)



BUS HOLD CIRCUIT



RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
			MIN	MAX	
V_{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	
V_I	DC input voltage range		0	5.5	V
V_O	DC input voltage range; output HIGH or LOW state		0	V_{CC}	V
	DC output voltage range; output 3-State		0	5.5	
T_{amb}	Operating free-air temperature range		-40	+85	°C
t_r, t_f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0 0	20 10	ns/V

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs (3-State)

74LVC16373A/
74LVCH16373A

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +6.5	V
I_{IK}	DC input diode current	$V_I < 0$	-50	mA
V_I	DC input voltage	Note 2	-0.5 to +6.5	V
I_{OK}	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
V_O	DC output voltage; output HIGH or LOW state	Note 2	-0.5 to $V_{CC} + 0.5$	V
	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	
I_O	DC output source or sink current	$V_O = 0$ to V_{CC}	±50	mA
I_{GND}, I_{CC}	DC V_{CC} or GND current		±100	mA
T_{stg}	Storage temperature range		-65 to +150	°C
P_{TOT}	Power dissipation per package			
	– plastic mini-pack (SO)	above +70°C derate linearly with 8 mW/K	500	mW
	– plastic shrink mini-pack (SSOP and TSSOP)	above +60°C derate linearly with 5.5 mW/K	500	

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V_{IH}	HIGH level Input voltage	$V_{CC} = 1.2V$	V_{CC}			V	
		$V_{CC} = 2.7$ to 3.6V	2.0				
V_{IL}	LOW level Input voltage	$V_{CC} = 1.2V$			GND	V	
		$V_{CC} = 2.7$ to 3.6V			0.8		
V_{OH}	HIGH level output voltage	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	$V_{CC} - 0.5$			V	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -100\mu A$	$V_{CC} - 0.2$	V_{CC}			
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -18mA$	$V_{CC} - 0.6$				
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24mA$	$V_{CC} - 0.8$				
V_{OL}	LOW level output voltage	$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$			0.40	V	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 100\mu A$			0.20		
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24mA$			0.55		
I_I	Input leakage current	$V_{CC} = 3.6V$; $V_I = 5.5V$ or GND ⁶		±0.1	±5	µA	
I_{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = 5.5V$ or GND		0.1	±5	µA	
I_{off}	Power off leakage supply	$V_{CC} = 0.0V$; V_I or $V_O = 5.5V$			±10	µA	
I_{CC}	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	20	µA	
ΔI_{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$		5	500	µA	

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs (3-State)

74LVC16373A/
74LVCH16373A

DC ELECTRICAL CHARACTERISTICS (Continued)

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
I _{BHL}	Bus hold LOW sustaining current	V _{CC} = 3.0V; V _I = 0.8V ^{2, 3, 4}	75			µA	
I _{BHH}	Bus hold HIGH sustaining current	V _{CC} = 3.0V; V _I = 2.0V ^{2, 3, 4}	-75			µA	
I _{BHLO}	Bus hold LOW overdrive current	V _{CC} = 3.6V ^{2, 3, 5}	500			µA	
I _{BHHO}	Bus hold HIGH overdrive current	V _{CC} = 3.6V ^{2, 3, 5}	-500			µA	

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
- Valid for data inputs of bus hold parts (LVCH16-A) only.
- For data inputs only, control inputs do not have a bus hold circuit.
- The specified sustaining current at the data input holds the input below the specified V_I level.
- The specified overdrive current at the data input forces the data input to the opposite logic input state.
- For bus hold parts, the bus hold circuit is switched off when V_I exceeds V_{CC} allowing 5.5V on the input terminal.

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500Ω; T_{amb} = -40°C to +85°C.

SYMBOL	PARAMETER	WAVEFORM	LIMITS						UNIT		
			V _{CC} = 3.3V ± 0.3V			V _{CC} = 2.7V		V _{CC} = 1.2V			
			MIN	TYP ¹	MAX	MIN	MAX	TYP			
t _{PHL} t _{PLH}	Propagation delay Dn to Qn	1, 5	1.5	3.0	4.7	1.5	5.7	12	ns		
t _{PHL} t _{PLH}	Propagation delay LE to Qn	2, 5	1.5	3.4	4.8	1.5	5.8	14	ns		
t _{PZH} t _{PZL}	3-State output enable time OE to Qn	4, 5	1.5	3.5	5.5	1.5	6.5	18	ns		
t _{PHZ} t _{PLZ}	3-State output disable time OE to Qn	4, 5	1.5	3.9	5.4	1.5	6.4	11	ns		
t _w	LE pulse width HIGH	2	3	2.0	-	3	-	-	ns		
t _{su}	Set-up time Dn to LE	3	1.7	-0.1	-	1.7	-	-	ns		
t _h	Hold time Dn to LE	3	1.2	0.1	-	1.2	-	-	ns		

NOTE:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.


AC WAVEFORMS

V_M = 1.5V at V_{CC} ≥ 2.7V; V_M = 0.5 V_{CC} at V_{CC} < 2.7V.


V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

V_X = V_{OL} + 0.3V at V_{CC} ≥ 2.7V; V_X = V_{OL} + 0.1 V_{CC} at V_{CC} < 2.7V

V_Y = V_{OH} - 0.3V at V_{CC} ≥ 2.7V; V_Y = V_{OH} - 0.1 V_{CC} at V_{CC} < 2.7V



Waveform 1. Input (Dn) to output (Qn) propagation delays




Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays

16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs (3-State)


74LVC16373A/
74LVCH16373A

AC WAVEFORMS (Continued)

$V_M = 1.5V$ at $V_{CC} \geq 2.7V$; $V_M = 0.5 V_{CC}$ at $V_{CC} < 2.7V$.
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.
 $V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 2.7V$; $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7V$
 $V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 2.7V$; $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7V$




Waveform 3. Data set-up and hold times for the Dn input to the LE input



Waveform 4. 3-State enable and disable times

TEST CIRCUIT




Waveform 5. Load circuitry for switching times

**16-bit D-type transparent latch with 5 Volt tolerant
inputs/outputs (3-State)**

**74LVC16373A/
74LVCH16373A**

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1




DIMENSIONS (mm are the original dimensions)

UNIT	A _{max.}	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.8 0.2	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT370-1		MO-118AA				93-11-02-95-02-04

**16-bit D-type transparent latch with 5 Volt tolerant
inputs/outputs (3-State)****74LVC16373A/
74LVCH16373A****TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm****SOT362-1**

16-bit D-type transparent latch with 5 Volt Tolerant
inputs/outputs (3-State)

74LVC16373A/
74LVCH16373A

DEFINITIONS

Data Sheet Identification	Product Status	Definition
<i>Objective Specification</i>	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
<i>Preliminary Specification</i>	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
<i>Product Specification</i>	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96

9397-750-04533

Let's make things better.