捷多邦,专业PCB打样工厂,24小时**SN74位**VCH16373A 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS568L - MARCH 1996 - REVISED SEPTEMBER 2003

- Member of the Texas Instruments
 Widebus™ Family
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It

can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

DGG, DGV, OR DL PACKAGE (TOP VIEW)


				1
10E	1	\cup	48	1LE
1Q1 [2		47	1D1_
1Q2	3		46	1D2
GND [4		45	GND
1Q3[5		44	1D3
1Q4 [6		43	1D4
v _{cc} [7		42	□ v _{cc}
1Q5 [8		41	1D5
1Q6 [9		40] 1D6
GND [10		39	GND
1Q7 [11		38] 1D7
1Q8 [12		37	1D8
2Q1 [13		36	2D1
2Q2[14		35	2D2
GND [15		34	GND
2Q3 [16		33	2D3
2Q4 [17		32] 2D4
V _{CC} [18		31] v _{cc}
2Q5 [19		30	2D5
2Q6 [20		29	2D6
GND [21		28	GND
2Q7 [22		27] 2D7
2Q8 [23		26	2D8
20E [24		25	2LE

ORDERING INFORMATION

TA	PACKAGE	†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	CCOD DI	Tube	SN74LVCH16373ADL	11/01/400704
	SSOP – DL Tape and r		SN74LVCH16373ADLR	LVCH16373A
4000 1- 0500	TSSOP - DGG	Tape and reel	SN74LVCH16373ADGGR	LVCH16373A
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74LVCH16373ADGVR	LDH373A
性性	VFBGA – GQL	T	SN74LVCH16373AGQLR	1 DU 1070 A
	VFBGA – ZQL (Pb-free)		SN74LVCH16373AZQLR	LDH373A

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





description/ordering information (continued)

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

GQL OR ZQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	Vcc	Vcc	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Ε	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	Vcc	Vcc	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2OE	NC	NC	NC	NC	2LE


NC - No internal connection

FUNCTION TABLE

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Χ	Χ	Z



logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, and DL packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Input voltage range, V _I (see Note 1)		=0.5 V t0 6.5 V
Voltage range applied to any output in the high-		
(see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V _O	
(see Notes 1 and 2)		1.005 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Continuous output current, IO		
Continuous current through each V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
	GQL/ZQL package	
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
\/	Complements	Operating	1.65	3.6	V	
VCC	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
ViH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
٧ _I	Input voltage	•	0	5.5	V	
.,		High or low state	0	Vcc		
VO	tput voltage High or low state 3-state	0	5.5	V		
		V _{CC} = 1.65 V		-4		
١.		V _{CC} = 2.3 V		-8		
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		VCC = 3 V		-24		
		V _{CC} = 1.65 V		4		
١.		V _{CC} = 2.3 V		8		
lor	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24	1	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	vcc	MIN	TYPT MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2		
	I _{OH} = -4 mA		1.65 V	1.2		
V	I _{OH} = -8 mA		2.3 V	1.7		.,
VOH	104		2.7 V	2.2		V
	I _{OH} = -12 mA		3 V	2.4		
	$I_{OH} = -24 \text{ mA}$		3 V	2.2		
	I _{OL} = 100 μA		1.65 V to 3.6 V		0.2	
	I _{OL} = 4 mA		1.65 V		0.45	
VOL	I _{OL} = 8 mA		2.3 V		0.7	V
	I _{OL} = 12 mA		2.7 V		0.4	
	I _{OL} = 24 mA		3 V		0.55	
lį	V _I = 0 to 5.5 V		3.6 V		±5	μΑ
	V _I = 0.58 V	1.65.1/	‡			
	V _I = 1.07 V	1.65 V	‡			
	$V_1 = 0.7 V$	V _I = 0.7 V				
l _l (hold)	V _I = 1.7 V		2.3 V	-45		μА
	$V_{I} = 0.8 V$		2.1/	75		
	V _I = 2 V		3 V	-75		
	V _I = 0 to 3.6 V§		3.6 V		±500	
l _{off}	V_I or $V_O = 5.5 V$		0		±10	μΑ
loz	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V		±10	μΑ
	V _I = V _{CC} or GND		0.01/		20	
Icc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\P}$	IO = 0	3.6 V		20	μΑ
ΔlCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500	μΑ
C _i	$V_I = V_{CC}$ or GND		3.3 V		5	pF
Co	$V_O = V_{CC}$ or GND		3.3 V		6.5	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			/ _{CC} = 1.8 V								V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
t _W	Pulse duration, LE high	‡		‡		3.3		3.3		ns			
t _{su}	Setup time, data before LE↓	‡		‡		1.7		1.7		ns			
t _h	Hold time, data after LE↓	‡		‡		1.2		1.2		ns			

[‡] This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[¶] This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} =		V _{CC} =	2.5 V 2 V	VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4 .	D	_	†	†	†	†		4.9	1.6	4.2	
^t pd	LE	Q	†	†	†	†		5.3	2.1	4.6	ns
t _{en}	ŌE	Q	†	†	†	†		5.7	1.3	4.7	ns
t _{dis}	ŌĒ	Q	†	†	†	†		6.3	2.5	5.9	ns


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	LINUT
FARAMETER		CONDITIONS	TYP	TYP	TYP	UNIT	
<u> </u>	Power dissipation capacitance	Outputs enabled	(40 MH	†	†	39	
C _{pd}	per latch	Outputs disabled	f = 10 MHz	†	†	6	pF

[†] This information was not available at the time of publication.


PARAMETER MEASUREMENT INFORMATION



TEST	S 1
tPLH/tPHL	Open
tPLZ/tPZL	V _{LOAD}
tPHZ/tPZH	GND

LOAD CIRCUIT

V	IN	PUT	V _M V _{LOAD}				V
vcc	٧ _I	t _r /t _f	VM	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤2 ns	V _{CC} /2	VCC	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is lead—free. Refer to the 56 GQL package (drawing 4200583) for tin—lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration.
- D. Falls within JEDEC MO-225 variation BA.
- E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.


MicroStar Junior is a trademark of Texas Instruments.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118



DGG (R-PDSO-G**)

......

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265