
SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic
  (BTL) B Port
- Open-Collector B-Port Outputs Sink
   100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS V<sub>CC</sub> Pin Minimizes Signal Distortion During Live Insertion or Withdrawal

- High-Impedance State During Power Up and Power Down
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Packaged in Plastic Quad Flatpack



#### description

The SN74FB2033A is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common-I/O, open-collector  $\overline{B}$  port operates at backplane transceiver logic (BTL) signal levels.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock inputs serve as active-high transparent latch enables.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

#### description (continued)

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low,  $\overline{B}$ -port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when  $V_{CC}$  is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The  $\overline{B}$  port is controlled by OEB and  $\overline{OEB}$ . If OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}$  is less than 2.5 V, the  $\overline{B}$  port is inactive. If OEB is high and  $\overline{OEB}$  is low, the  $\overline{B}$  port is active.

BG V<sub>CC</sub> and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive ( $\overline{B}$  port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on  $V_{OH}$  during a low-to-high transition. The other clamps out ringing below the BTL  $V_{OL}$  voltage of 0.75 V. Both clamps are active only during ac switching and do not affect the BTL outputs during steady-state conditions.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

The SN74FB2033A is characterized for operation from 0°C to 70°C.

#### **Function Tables**

#### FUNCTION/MODE

I GNCTION/MODE								
				INPUTS				FUNCTION/MODE
OEA	OEB	OEB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	TONOTION/MODE
L	L	Х	Х	Χ	Х	Х	Χ	Isolation
L	X	Н	Χ	X	X	X	X	isolation
Х	Н	L	L	L	Х	Х	Х	Al to $\overline{B}$ , buffer mode
Х	Н	L	L	Н	Х	Х	Х	Al to B, flip-flop mode
Х	Н	L	Н	Х	Х	Х	Х	Al to B, latch mode
Н	L	Χ	Х	Х	L	L	L	=
Н	X	Н	Χ	Χ	L	L	L	B to AO, buffer mode
Н	L	Χ	Х	Х	L	Н	L	<del>-</del>
Н	X	Н	Χ	Χ	L	Н	L	B to AO, flip-flop mode
Н	L	Χ	Х	Х	Н	Х	L	<u>=</u>
Н	X	Н	Χ	Χ	Н	Χ	L	B to AO, latch mode
Н	L	Χ	Х	Х	L	L	Н	Alta AO buffar made
Н	X	Н	Χ	Χ	L	L	Н	Al to AO, buffer mode
Н	L	Х	Х	Х	L	Н	Н	Alto AO flip flop mode
Н	X	Н	Χ	Χ	L	Н	Н	Al to AO, flip-flop mode
Н	L	Х	Х	Х	Н	Х	Н	Al to AO lotob mode
Н	Χ	Н	Χ	Χ	Н	Χ	Н	Al to AO, latch mode
Н	Н	L	Х	Х	Х	Х	L	Al to B, B to AO



## **Function Tables (Continued)**

#### **ENABLE/DISABLE**

	INPUTS		OUTPUTS			
OEA	OEB	OEB	AO	B		
L	Χ	Х	Hi Z			
Н	Χ	Χ	Active			
X	L	L		Inactive (H)		
X	L	Н		Inactive (H)		
×	Н	L		Active		
X	Н	Н		Inactive (H)		

## BUFFER

INPUT	OUTPUT
L	Н
Н	L

### LATCH

INPU	TS	OUTPUT
CLK/LE	DATA	OUTPUT
Н	L	Н
Н	Н	L
L	X	Q <sub>0</sub>

### LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P‡

<sup>†</sup>Q is the input to the B-to-A logic element.

#### **SELECT**

INP	UTS	SELECTED LOGIC
MODE1	MODE0	ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	Χ	Latch

#### FLIP-FLOP


INPU	INPUTS				
CLK/LE	OUTPUT				
L	Х	Q <sub>0</sub>			
1	L	Н			
1	Н	L			



<sup>‡</sup> P is the output of the A-to-B logic element (see functional block diagram).

SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

## functional block diagram



SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input clamp current, V <sub>I</sub> : Except B port	–1.2V to 7V
$\overline{B}$ port	–1.2V to 3.5V
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state, $V_0$	–0.5 V to 3.5 V
Voltage range applied to any output in the high state, V <sub>O</sub> : A port	0.5 V to V <sub>CC</sub>
Input clamp current, I <sub>IK</sub> : Except B port	–40 mA
B port	–18 mA
Current applied to any single output in the low state, IO: A port	48 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1)	44°C/W
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BG V <sub>CC</sub>	Supply voltage		4.75	5	5.25	V
BIAS V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	B port	1.62		2.3	V
VIH	righ-level input voltage	Except B port	2			
\/··	Low-level input voltage	B port	0.75		1.47	.47 V
VIL	Low-level input voitage	Except B port			0.8	V
loh	High-level output current	AO port	T		-3	mA
1	Low lovel output ourrent	AO port	Т		24	A
IOL	Low-level output current	B port	Т		100	mA
Δt/Δν	Input transition rise or fall rate	Except B port			10	ns/V
T <sub>A</sub>	Operating free-air temperature		0		70	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.75 V	I <sub>I</sub> = -18 mA			-1.2	V
		V <sub>CC</sub> = 4.75 V to 5.25 V	I <sub>OH</sub> = -10 μA			V <sub>CC</sub> -1.1	
Vон	AO port	\\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	$I_{OH} = -3 \text{ mA}$	2.5	2.85	3.4	V
VOH         AO pool           VOL         AO pool           II         Excep           IIH         Excep           B port         B port           IOH         B port           IOZPU         IOZPU           IOZH         AO pool           IOZL         AO pool           IOS         AO pool           ICC         All out           Co         AO pool		V <sub>CC</sub> = 4.75 V	$I_{OH} = -32 \text{ mA}$	2			
	AO port	V <sub>CC</sub> = 4.75 V	$I_{OL} = 20 \text{ mA}$		0.33	0.5	
\ <sub>\/ \0</sub> .	AO port	VCC = 4.75 V	$I_{OL} = 55 \text{ mA}$			0.8	V
VOL		V <sub>CC</sub> = 4.75 V	I <sub>OL</sub> = 100 mA	0.75		1.1	V
ΙĮ	в роп	VCC = 4.75 V	$I_{OL} = 4 \text{ mA}$	0.5			
П	Except B port	$V_{CC} = 0$ ,	V <sub>I</sub> = 5.25 V			100	μΑ
1	Except B port	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 2.7 V			50	^
l 'IH	B port‡	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V <sub>I</sub> = 2.1 V			100	μΑ
l	Except B port	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.5 V			<b>-</b> 50	μА
¹IL	B port‡	$V_{CC} = 5.25 \text{ V},$	V <sub>I</sub> = 0.75 V			-100	μΑ
ІОН	B port	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V <sub>O</sub> = 2.1 V			100	μΑ
lozpu		$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			50	μΑ
lozpd		$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			<b>-</b> 50	μΑ
lozh	AO port	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V			50	μΑ
lozL	AO port	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.5 V			<b>–</b> 50	μΑ
los§	AO port	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0	-40	-80	-150	mA
Icc	All outputs on	$V_{CC} = 5.25 \text{ V},$	IO = 0		45	70	mA
Ci	Al port and control inputs	V <sub>I</sub> = 0.5 V or 2.5 V			5		pF
Co	AO port	V <sub>O</sub> = 0.5 V or 2.5 V			5		pF
	B port	V <sub>CC</sub> = 0 to 4.75 V				6	"F
C <sub>io</sub>	per IEEE Std 1194.1-1991	V <sub>CC</sub> = 4.75 V to 5.25 V				6	pF

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

## live-insertion characteristics over recommended operating free-air temperature range (see Note 3)

PAR	PARAMETER TEST CONDITIONS			MIN	MAX	UNIT	
I <sub>CC</sub> (BIAS V <sub>CC</sub> )		$V_{CC} = 0 \text{ to } 4.5 \text{ V}$	V <sub>B</sub> = 0 to 2 V,	V: (BIAS V.c.s) = 4.5 V +0.5.5 V		10	μA
		V <sub>CC</sub> = 4.5 V to 5.5 V	$V_B = 0 \text{ to } 2 \text{ V},$ $V_I \text{ (BIAS V}_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$			10	μΑ
VO	B port	$V_{CC} = 0$ ,	V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V		1.62	2.1	V
		$V_{CC} = 0$ ,	V <sub>B</sub> = 1 V,	$V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	-1		
IO B port		$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	OEB = 0 to 0.8 V			100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V			100	

NOTE 3: The power-up sequence is: GND, BIAS VCC, VCC.



<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current. § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			V <sub>CC</sub> =	= 5 V, 25°C	MIN	MAX	UNIT
			MIN	MAX			
fclock	Clock frequency			150		150	MHz
t <sub>W</sub>	Pulse duration	CLKAB/LEAB or CLKBA/LEBA	3.3		3.3		ns
t <sub>su</sub>	Setup time	Data before CLKAB/LEAB or CLKBA/LEBA↑	2.7		2.7		ns
th	Hold time	Data after CLKAB/LEAB or CLKBA/LEBA↑	0.7		0.7		ns

SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>t</sub>	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MAX	UNIT	
			MIN	TYP	MAX				
f <sub>max</sub>			150			150		MHz	
<sup>t</sup> PLH	AI (through mode)	B	2.3	3.6	4.6	2.3	5.6		
<sup>t</sup> PHL			1.9	3	4.2	1.9	4.5	ns	
t <sub>PLH</sub>	B (through mode)	AO	2.5	4.2	5.5	2.5	6.1	nc	
t <sub>PHL</sub>			3	4.2	5.6	3	5.7	ns	
tPLH	AI (transparent)	B	2.3	3.6	4.6	2.3	5.6	ns	
<sup>t</sup> PHL			1.9	3	4.1	1.9	4.5		
tPLH	B (transparent)	AO	2.5	4.2	5.5	2.5	6.1		
t <sub>PHL</sub>			3	4.2	5.6	3	5.7	ns	
<sup>t</sup> PLH	OEB	B	2.4	3.7	4.7	2.4	5.8	ns	
<sup>t</sup> PHL			1.8	3	4.1	1.8	4.4		
tplh	- OEB	B	2	3.4	4.3	2	5.2	ns	
tphL			2	3.3	4.4	2	4.8		
<sup>t</sup> PZH	054	AO	2	3.5	4.6	2	5.1		
<sup>t</sup> PZL	OEA		2.7	4.2	5.1	2.7	5.4	ns	
<sup>t</sup> PHZ	OEA	AO	2.1	4	5	2.1	5.5		
<sup>t</sup> PLZ			1.6	2.8	3.9	1.6	4.3	ns	
<sup>t</sup> PLH	2	B	3	4.7	5.8	3	6.9		
<sup>t</sup> PHL	CLKAB/LEAB		2.8	4.3	5.6	2.8	6.1	ns	
<sup>t</sup> PLH	CLKBA/LEBA	AO	2	3.6	4.9	2	5.4		
<sup>t</sup> PHL			2.2	3.5	4.7	2.2	5.1	ns	
<sup>t</sup> PLH	OMODE	B	2.4	5	6.1	2.4	7.2	ns	
t <sub>PHL</sub>			2.4	4.5	6	2.4	6.7		
<sup>t</sup> PLH	IMODE	AO	1.8	4	5.3	1.8	5.9	ns	
t <sub>PHL</sub>			2.3	4.1	5.2	2.3	5.4		
<sup>t</sup> PLH	LOOPBACK	AO	2.4	5	7	2.4	8	ns	
<sup>t</sup> PHL			3.1	4.6	5.7	3.1	5.9		
<sup>t</sup> PLH	Al	AO	1.9	3.7	5.5	1.9	6.1		
<sup>t</sup> PHL			2.6	4.2	5.6	2.6	5.8	ns	
t <sub>r</sub>	Rise time,1.3 V to 1.8 V, B port		0.5	1.2	2.1	0.5	3	-	
t <sub>f</sub>	Fall time, 1.8 V to 1.3 V, B port		0.5	1.4	2.3	0.5	3	ns	
t <sub>r</sub>	Rise time, 10% to 90%, AO		2	3.3	4.2	2	5		
t <sub>f</sub>	Fall time, 90% to 10%, AO		1	2.5	3.4	1	5	ns	
B-port input pulse rejection						1		ns	

# output-voltage characteristics

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
VOHP	Peak output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1		4.5	V
VOHV	Minimum output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1	1.62		V
V <sub>OLV</sub>	Minimum output voltage during high-to-low switch	B port	$I_{OL} = -50 \text{ mA}$	0.3		V



SCBS174J - NOVEMBER 1991 - REVISED SEPTEMBER 1999

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuit for  $V_{\mbox{OHP}}$  and  $V_{\mbox{OHV}}$ 

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated