
捷多邦,专业PCB打株**SN54H0273**总**SN7**4HC273 OCTAL D-TYPE FLIP-FLOPS

SCLS136D - DECEMBER 1982 - REVISED AUGUST 2003

- Wide Operating Voltage Range of 2 V to 6 V
- **Outputs Can Drive Up To 10 LSTTL Loads**
- Low Power Consumption, 80-µA Max ICC
- Typical $t_{pd} = 12 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Contain Eight Flip-Flops With Single-Rail

description


SN54HC273...J OR W PACKAGE SN74HC273...DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



Direct Clear Input

- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators

SN54HC273 ... FK PACKAGE (TOP VIEW)



description/ordering information

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

ORDERING INFORMATION

TA	PACKA	GET BIM	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
LEE VE	PDIP – N Tube		SN74HC273N	SN74HC273N	
THI	0010 PW	Tube of 25	SN74HC273DW	110070	
and the	SOIC - DW	Reel of 2000	SN74HC273DWR	HC273	
4000 1- 0500	SOP - NS	Reel of 2000	SN74HC273NSR	HC273	
–40°C to 85°C	SSOP - DB	Reel of 2000	SN74HC273DBR	HC273	
		Tube of 70	SN74HC273PW	MAN MIN.	
	TSSOP - PW	Reel of 2000	SN74HC273PWR	HC273	
		Reel of 250	SN74HC273PWT		
	CDIP – J	Tube of 20	SNJ54HC273J	SNJ54HC273J	
-55°C to 125°C	CFP – W	Tube of 85	SNJ54HC273W	SNJ54HC273W	
PATE VEN	LCCC – FK	Tube of 55	SNJ54HC273FK	SNJ54HC273FK	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of




description/ordering information (continued)

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.


FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
CLR	CLK	D	Q
L	Х	Χ	L
Н	\uparrow	Н	Н
Н	\uparrow	L	L
Н	L	X	Q ₀

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)





SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLIFAR

SCLS136D - DECEMBER 1982 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}		
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$		
Continuous output current, I_O ($V_O = 0$ to V_{CC})	,	
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 2):	DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SI	SN54HC273		SI	174HC27	'3	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2			4.2			
		V _{CC} = 2 V			0.5			0.5	
VIL	ow-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		VCC = 6 V			1.8			1.8	
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		Vcc	V
		V _{CC} = 2 V			1000			1000	
Δt/Δν	Input transition rise/fall time	V _C C = 4.5 V			500			500	ns
		VCC = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136D - DECEMBER 1982 - REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Т	A = 25°C	;	SN54H	C273	SN74HC273		LINUT	
PARAMETER			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9		1.9			
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V	
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84			
			$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	$I_{OL} = 20 \mu A$	2 V		0.002	0.1		0.1		0.1			
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1		
VoL			6 V		0.001	0.1		0.1		0.1	V	
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33		
	I _{OL} = 5		6 V		0.15	0.26		0.4		0.33		
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000	·	±1000	nA	
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ	
C _i			2 V to 6 V		3	10		10	·	10	pF	

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			.,	T _A = 1	25°C	SN54H	IC273	SN74HC273		
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		5		4		4	
fclock	Clock frequency		4.5 V		27		18		21	MHz
			6 V		32		21		25	
			2 V	80		120		100		
		CLR low	4.5 V	16		24		20		
١.	But a discretion		6 V	14		20		17		
t _W	Pulse duration		2 V	80		120		100		ns
		CLK high or low	4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	100		150		125		
		Data	4.5 V	20		30		25		
١.	Output the all afairs OLIKA		6 V	17		25		21		
t _{su}	Setup time before CLK↑		2 V	100		150		125		ns
		CLR inactive	4.5 V	20		30		25		
			6 V	17		25		21		
	<u> </u>		2 V	0		0		0		
th Hold time, data after CLK↑		4.5 V	0		0		0		ns	
			6 V	0		0		0		

SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136D - DECEMBER 1982 - REVISED AUGUST 2003


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то	.,	T,	T _A = 25°C		SN54HC273		SN74HC273		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5	11		4		4		
f _{max}			4.5 V	27	50		18		21		MHz
			6 V	32	60		21		25		
			2 V		55	160		240		200	
^t PHL	CLR	Any	4.5 V		15	32		48		40	ا [™] ا
			6 V		12	27		41		34	
			2 V		56	160		240		200	
^t pd	CLK	Any	4.5 V		15	32		48		40	ns
'			6 V		13	27		41		34	
			2 V		38	75		110		95	
t _t		Any	4.5 V		8	15		22		19	ns
,			6 V		6	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	35	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- C. For clock inputs, $f_{\mbox{\scriptsize max}}$ is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



-	
_	





com 28-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
84099012A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
8409901RA	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
8409901SA	ACTIVE	CFP	W	20	1	None	Call TI	Level-NC-NC-NC
JM38510/65601BRA	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
JM38510/65601BSA	ACTIVE	CFP	W	20	1	None	Call TI	Level-NC-NC-NC
SN54HC273J	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
SN74HC273DBLE	OBSOLETE	SSOP	DB	20		None	Call TI	Call TI
SN74HC273DBR	ACTIVE	SSOP	DB	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC273DW	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74HC273DWR	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74HC273N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74HC273N3	OBSOLETE	PDIP	N	20		None	Call TI	Call TI
SN74HC273NSR	ACTIVE	SO	NS	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74HC273PW	ACTIVE	TSSOP	PW	20	70	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC273PWLE	OBSOLETE	TSSOP	PW	20		None	Call TI	Call TI
SN74HC273PWR	ACTIVE	TSSOP	PW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74HC273PWT	ACTIVE	TSSOP	PW	20	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SNJ54HC273FK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54HC273J	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
SNJ54HC273W	ACTIVE	CFP	W	20	1	None	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.




PACKAGE OPTION ADDENDUM

28-Feb-2005

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265