捷多邦,专业PC**SNIMABT46823**河**SNI**AABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

- Members of the Texas Instruments
 Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- High-Impedance State During Power Up and Power Down
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes
 PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

SN54ABT16823 . . . WD PACKAGE SN74ABT16823 . . . DGG OR DL PACKAGE (TOP VIEW)

		U		Les 4751
1CLR	1		56	1CLK
10E	2		55	1CLKEN
1Q1 [3		54]1D1
GND [4		53]GND
1Q2 [5		52] 1D2
1Q3 [6		51] 1D3
V _{CC} [7		50]v _{cc}
1Q4 [8		49] 1D4
1Q5 [9		48] 1D5
1Q6 [10] 1D6
GND [11		46] GND
1Q7 [12		45] 1D7
1Q8 [13] 1D8
1Q9	14		43] 1D9
2Q1 [15		42]2D1
2Q2 [16		41]2D2
2Q3 [17		40]2D3
GND [18		39]GND
2Q4 [19		38]2D4
2Q5 [20		37] 2D5
2Q6 [21		36]2D6
V _{CC} [22] V _{CC}
2Q7	23			2D7
2Q8	24		33	2D8
GND [25		32	GND
2Q9	26		31] 2 <u>D</u> 9
20E	27		30	2CLKEN
2CLR	28		29]2CLK

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS217C - JUNE 1992 - REVISED JANUARY 1997

description (continued)

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.


The SN54ABT16823 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16823 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each 9-bit flip-flop)

	INPUTS						
OE	CLR	CLKEN	CLK	D	Q		
L	L	Х	Χ	Χ	L		
L	Н	L	\uparrow	Н	Н		
L	Н	L	\uparrow	L	L		
L	Н	L	L	Χ	Q ₀		
L	Н	Н	Χ	Χ	Q ₀		
Н	Х	Χ	Χ	Χ	Z		

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS217C – JUNE 1992 – REVISED JANUARY 1997

logic diagram (positive logic)



To Eight Other Channels



To Eight Other Channels

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	
Current into any output in the low state, IO: SN54ABT16823	96 mA
	128 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, $I_{OK}(V_O < 0)$	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	
	74°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54AB	Γ16823	SN74AB1	Γ16823	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage		4.5	5.5	4.5	5.5	V	
V _{IH} High-level input voltage		2		2		V	
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IOH	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate Outputs enabled			10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	CONDITIONS	Т	A = 25°C	;	SN54AB	Г16823	SN74AB1	UNIT		
"	ARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 V$,	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\ \/ a · ·	VOH	V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		v	
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				V	
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2			
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V	
VOL		vCC = 4.5 v	I _{OL} = 64 mA			0.55*				0.55	V	
V _{hys}					100						mV	
Ц		$V_{CC} = 0 \text{ to } 5.5$ $V_{I} = V_{CC} \text{ or } G$				±1		±1		±1	μΑ	
lozpu		V _{CC} = 0 to 2.1 V _O = 0.5 V to 2	V, 2.7 V, OE = X			±50		±50		±50	μΑ	
lozpd		$V_{CC} = 2.1 \text{ V to } 2.0 \text{ V}$	0, 2.7 V, OE = X			±50		±50		±50	μΑ	
lozh		$V_{CC} = 2.1 \text{ V}_{CC}$ $V_{O} = 2.7 \text{ V}_{CC}$				10**		50		10	μА	
lozL		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \text{ OE}$	5.5 V, ≥ 2 V			-10**		– 50		-10	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX	Outputs high	$V_{CC} = 5.5 \text{ V},$	V _O = 5.5 V			50		50		50	μΑ	
IO [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
	Outputs high],,,,	•			0.5		0.5		0.5		
Icc	Outputs low	$V_{CC} = 5.5 \text{ V}, I_{C}$ $V_{I} = V_{CC} \text{ or } G$				80		80		80	mA	
	Outputs disabled	1 100 31 0				0.5		0.5		0.5		
Δl _{CC} §		V _{CC} = 5.5 V, C Other inputs at	one input at 3.4 V, V _{CC} or GND			1.5		1.5		1.5	mA	
Ci		V _I = 2.5 V or 0.	5 V		3.5						pF	
Co		$V_0 = 2.5 \text{ V or } 0$	0.5 V		7.5						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} These limits apply only to the SN74ABT16823.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V _{CC} =	= 5 V, 25°C	SN54AB	Г16823	SN74AB1	T16823	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX			
fclock	Clock frequency		0	150	0	150	0	150	MHz	
t _W	Pulse duration	CLR low	3.3		3.3		3.3		ns	
		CLK high or low	3.3		3.3		3.3			
		CLR inactive	1.6		2		1.6			
t _{su}	Setup time before CLK↑	Data	1.7		1.7		1.7		ns	
		CLKEN low	2.8		2.8		2.8			
t _h	Hold time after CLK↑	Data	1.2		1.2		1.2			
	I lold tillle after CENT	CLKEN low	0.6		0.6		0.6	·	ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	/, ;	MIN	MAX	UNIT
		[MIN	TYP	MAX			
f _{max}			150			150		MHz
^t PLH	CLK	Q	1.6	3.9	5.5	1.6	7.7	ns
t _{PHL}		ų ,	2.1	3.9	5.4	2.1	6.4	115
t _{PHL}	CLR	Q	1.9	4.1	5.3	1.9	6.3	ns
^t PZH	ŌĒ	Q	1	3.1	4.2	1	5.1	20
t _{PZL}			1.5	3.5	4.6	1.5	5.7	ns
^t PHZ	ŌĒ	Q	2.2	4.3	6	2.2	6.8	ne
t _{PLZ}	OE		1.6	4.3	6.4	1.6	9.9	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V A = 25°C	<i>'</i> ,	MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150			150		MHz
^t PLH	CLK	Q -	1.6	3.9	5.5	1.6	6.8	ns
^t PHL			2.1	3.9	5.4	2.1	6	113
^t PHL	CLR	Q	1.9	4.1	5.3	1.9	6.1	ns
^t PZH	ŌĒ	Q	1	3.1	4.2	1	4.9	ns
t _{PZL}	OE	Q	1.5	3.5	4.6	1.5	5.5	115
^t PHZ	ŌĒ	0	2.2	4.3	5.6	2.2	6.1	ns
t _{PLZ}	OL .	Q		4.3	6.4	1.6	8.7	113

SCBS217C - JUNE 1992 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated